RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

SAMORI, CARLO

SAMORI, CARLO  

DIPARTIMENTO DI ELETTRONICA, INFORMAZIONE E BIOINGEGNERIA  

Mostra records
Risultati 1 - 20 di 192 (tempo di esecuzione: 0.009 secondi).
Titolo Data di pubblicazione Autori File
"A Multistandard Σ-Δ Fractional-N Frequency Synthesizer for 802.11a/b/g WLAN" 1-gen-2007 BONFANTI, ANDREA GIOVANNISAMORI, CARLOLACAITA, ANDREA LEONARDO
"Integrated wireless transceivers design with emphasis on IF sampling". 1-gen-1999 SAMORI, CARLO +
10.1 An 8.75GHz Fractional-N Digital PLL with a Reverse-Concavity Variable-Slope DTC Achieving 57.3fsrms Integrated Jitter and −252.4dB FoM 1-gen-2024 Rossoni, MicheleDartizio, Simone MattiaTesolin, FrancescoCastoro, GiacomoDell'Orto, RiccardoSamori, CarloLacaita, Andrea LeonardoLevantino, Salvatore
10.6 A 10GHz FMCW Modulator Achieving 680MHz/μs Chirp Slope and 150kHz rms Frequency Error Based on a Digital-PLL with a Non-Uniform Piecewise-Parabolic Digital Predistortion 1-gen-2024 Tesolin, FrancescoDartizio, Simone MattiaCastoro, GiacomoBuccoleri, FrancescoRossoni, MicheleSamori, CarloLacaita, Andrea LeonardoLevantino, Salvatore +
13.5-mW, 5-GHz WLAN, CMOS frequency synthesizer using a true single phase clock divider 1-gen-2003 SAMORI, CARLOLEVANTINO, SALVATORELACAITA, ANDREA LEONARDO +
16.7 A 30GHz Digital Sub-Sampling Fractional-N PLL with 198fs rms Jitter in 65nm LP CMOS 1-gen-2019 Grimaldi, LuigiBertulessi, LucaKarman, SalehSamori, CarloLacaita, Andrea L.Levantino, Salvatore +
20Mb/s Phase Modulator Based on a 3.6GHz Digital PLL with -36dB EVM at 5mW Power 1-gen-2012 MARZIN, GIOVANNILEVANTINO, SALVATORESAMORI, CARLOLACAITA, ANDREA LEONARDO
32.8 A 98.4fs-Jitter 12.9-to-15.1GHz PLL-Based LO Phase-Shifting System with Digital Background Phase-Offset Correction for Integrated Phased Arrays 1-gen-2021 Santiccioli A.Mercandelli M.Dartizio S. M.Tesolin F.Shehata A.Bertulessi L.Buccoleri F.Parisi A.Lacaita A. L.Samori C.Levantino S. +
4.3 A 76.7fs-lntegrated-Jitter and −71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering 1-gen-2023 Dartizio, Simone M.Tesolin, FrancescoCastoro, GiacomoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroBertulessi, LucaSamori, CarloLacaita, Andrea L.Levantino, Salvatore +
4.5 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology 1-gen-2023 Castoro, GiacomoDartizio, Simone M.Tesolin, FrancescoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroBertulessi, LucaSamori, CarloLacaita, Andrea L.Levantino, Salvatore
5-GHz In-Phase Coupled Oscillators with 39% Tuning Range 1-gen-2004 SAMORI, CARLOPOLITI, MARCO +
5-GHz Oscillator Array with Reduced Flicker Up-Conversion in 0.13-um CMOS 1-gen-2006 BONFANTI, ANDREA GIOVANNILEVANTINO, SALVATORESAMORI, CARLOLACAITA, ANDREA LEONARDO +
A -94 dBc/Hz@100 kHz, fully-integrated, 5-GHz, CMOS VCO with 18% tuning range for Bluetooth applications 1-gen-2001 SAMORI, CARLOLEVANTINO, SALVATORE +
A 1.6-to-3.0-GHz Fractional-N MDLL With a Digital-to-Time Converter Range-Reduction Technique Achieving 397-fs Jitter at 2.5-mW Power 1-gen-2019 Santiccioli, AlessioMercandelli, MarioLacaita, Andrea L.Samori, CarloLevantino, Salvatore
A 1.6-to-3.0-GHz Fractional-N MDLL with a Digital-to-Time Converter Range-Reduction Technique Achieving 397fs Jitter at 2.5-mW Power 1-gen-2019 Santiccioli A.Mercandelli M.Lacaita A. L.Samori C.Levantino S.
A 1.7 GHz Fractional-N Frequency Synthesizer Based on a Multiplying Delay-Locked Loop 1-gen-2015 LEVANTINO, SALVATORESAMORI, CARLOLACAITA, ANDREA LEONARDO +
A 1.7GHz MDLL-based fractional-N frequency synthesizer with 1.4ps RMS integrated jitter and 3mW power using a 1b TDC 1-gen-2014 MARUCCI, GIOVANNIFENAROLI, ANDREALEVANTINO, SALVATORESAMORI, CARLOLACAITA, ANDREA LEONARDO +
A 10-GHz Digital-PLL-Based Chirp Generator With Parabolic Non-Uniform Digital Predistortion for FMCW Radars 1-gen-2024 Tesolin, FrancescoDartizio, Simone M.Castoro, GiacomoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroSamori, CarloLacaita, Andrea L.Levantino, Salvatore
A 10.2-ENOB, 150-MS/s redundant SAR ADC with a quasi-monotonic switching algorithm for time-interleaved converters 1-gen-2022 Lorenzo ScalettiGabriele BeAngelo ParisiLuca BertulessiLuca RicciMario MercandelliSalvatore LevantinoCarlo SamoriAndrea Bonfanti
A 12.5-GHz Fractional-N Type-I Sampling PLL Achieving 58-fs Integrated Jitter 1-gen-2022 Mercandelli, MarioSanticcioli, AlessioParisi, AngeloBertulessi, LucaLacaita, Andrea L.Samori, CarloLevantino, Salvatore +