Sfoglia per Autore  

Opzioni
Mostrati risultati da 1 a 48 di 48
Titolo Data di pubblicazione Autori File
Analyzing the Reliability of Alternative Convolution Implementations for Deep Learning Applications 1-gen-2023 Bolchini C.Cassano L.Miele A.Nazzari A.Passarello D.
Fast and Accurate Error Simulation for CNNs Against Soft Errors 1-gen-2023 Bolchini C.Cassano L.Miele A. +
Towards dependable RISC-V cores for edge computing devices 1-gen-2023 Palumbo, ACassano, LOttavi, M +
Optimizing the Use of Behavioral Locking for High-Level Synthesis 1-gen-2023 Pilato C.Collini L.Cassano L.Sciuto D. +
Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses 1-gen-2023 Palumbo, AlessandroOttavi, MarcoCassano, Luca
Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes 1-gen-2023 Palumbo, AlessandroCassano, LucaOttavi, Marco +
Selective Hardening of CNNs based on Layer Vulnerability Estimation 1-gen-2022 Bolchini C.Cassano L.Miele A.Nazzari A.
On the optimization of Software Obfuscation against Hardware Trojans in Microprocessors 1-gen-2022 Cassano, LLazzeri, ELitovchenko, N +
Design of Fault-Tolerant Distributed Cyber-Physical Systems for Smart Environments 1-gen-2022 Cassano L.Miele A. +
Dependability of Alternative Computing Paradigms for Machine Learning: hype or hope? 1-gen-2022 Bolchini C.Cassano L.Miele A. +
Is your FPGA bitstream Hardware Trojan-free? Machine learning can provide an answer 1-gen-2022 Palumbo, ACassano, L +
DETON: DEfeating hardware Trojan horses in microprocessors through software ObfuscatioN 1-gen-2022 Cassano, LLopez, TANazzari, A +
Is RISC-V ready for Space? A Security Perspective 1-gen-2022 Cassano, LucaPalumbo, Alessandro +
A Runtime Resource Management and Provisioning Middleware for Fog Computing Infrastructures 1-gen-2022 Antonio MieleLuca CassanoCristiana Bolchini +
Processor Security: Detecting Microarchitectural Attacks via Count-Min Sketches 1-gen-2022 Palumbo, ACassano, L +
Fault Impact Estimation for Lightweight Fault Detection in Image Filtering 1-gen-2022 Bolchini C.Boracchi G.Cassano L.Miele A.Stucchi D.
Approximation-Based Fault Tolerance in Image Processing Applications 1-gen-2022 Bolchini C.Cassano L.Mazzeo A.Miele A. +
A Lightweight Security Checking Module to Protect Microprocessors against Hardware Trojan Horses 1-gen-2021 Cassano, LucaOttavi, Marco +
Usability-based Cross-Layer Reliability Evaluation of Image Processing Applications 1-gen-2021 Bolchini, CristianaCassano, LucaMazzeo, AndreaMiele, Antonio
Securing RSA hardware accelerators through residue checking 1-gen-2021 Cassano, Luca +
An Approximation-based Fault Detection Scheme for Image Processing Applications 1-gen-2020 Biasielli M.Cassano L.Miele A.
Lightweight Fault Detection and Management for Image Restoration 1-gen-2020 Bolchini C.Cassano L.Miele A. +
Error Modeling for Image Processing Filters accelerated onto SRAM-based FPGAs 1-gen-2020 Bolchini C.Cassano L.Mazzeo A.Miele A.
A Neural Network Based Fault Management Scheme for Reliable Image Processing 1-gen-2020 Biasielli M.Bolchini C.Cassano L.Miele A. +
Lightweight Protection of Cryptographic Hardware Accelerators against Differential Fault Analysis 1-gen-2020 Cassano L. +
A Microprocessor Protection Architecture against Hardware Trojans in Memories 1-gen-2020 Cassano L.Ottavi M. +
A methodology for the design and deployment of distributed cyber–physical systems for smart environments 1-gen-2020 Cassano L.Miele A. +
HATE: a HArdware Trojan Emulation Environment for Microprocessor-based Systems 1-gen-2019 Cristiana BolchiniLuca CassanoREPOLE, GIAMPIERO +
A Smart Fault Detection Scheme for Reliable Image Processing Applications 1-gen-2019 Matteo BiasielliCristiana BolchiniLuca CassanoAntonio Miele
Protecting RSA hardware accelerators against differential fault analysis through residue checking 1-gen-2019 Cassano L. +
OLT(RE)2: An On-Line On-Demand Testing Approach for Permanent Radiation Effects in Reconfigurable Systems 1-gen-2018 Cassano L. +
A Fully Automated and Configurable Cost-Aware Framework for Adaptive Functional Diagnosis 1-gen-2017 BOLCHINI, CRISTIANACASSANO, LUCA MARIA
A Novel Approach to Incremental Functional Diagnosis for Complex Electronic Boards 1-gen-2016 BOLCHINI, CRISTIANACASSANO, LUCA MARIA
Adapting the duty cycle to traffic load in a preamble sampling MAC for WSNs: Formal specification and performance evaluation 1-gen-2016 Cassano, Luca +
Lifetime-aware load distribution policies in multi-core systems: An in-depth analysis 1-gen-2016 BOLCHINI, CRISTIANACASSANO, LUCA MARIAMIELE, ANTONIO ROSARIO
On the use of stochastic activity networks for an energy-aware simulation of automatic weather stations 1-gen-2015 Cassano, Luca +
Using stochastic activity networks to study the energy feasibility of automatic weather stations 1-gen-2015 Cassano, Luca +
A configurable board-level adaptive incremental diagnosis technique based on decision trees 1-gen-2015 BOLCHINI, CRISTIANACASSANO, LUCA MARIA
An Expert CAD Flow for Incremental Functional Diagnosis of Complex Electronic Boards 1-gen-2015 BOLCHINI, CRISTIANACASSANO, LUCA MARIAQUINTARELLI, ELISASALICE, FABIO +
A novel adaptive fault tolerant flip-flop architecture based on TMR 1-gen-2014 Cassano, Luca +
Machine learning-based techniques for incremental functional diagnosis: A comparative analysis 1-gen-2014 BOLCHINI, CRISTIANACASSANO, LUCA MARIA
Analysis and test of the effects of single event upsets affecting the configuration memory of SRAM-based FPGAs 1-gen-2014 Cassano, Luca +
An inter-processor communication interface for data-flow centric heterogeneous embedded multiprocessor systems 1-gen-2014 Cassano, Luca +
Exploiting dynamic partial reconfiguration for on-line on-demand testing of permanent faults in reconfigurable systems 1-gen-2014 Cassano, Luca +
AENEAS: An energy-aware simulator of automatic weather stations 1-gen-2014 Cassano, Luca +
Early assessment of SEU sensitivity through untestable fault identification 1-gen-2014 Cassano, Luca +
On-line testing of permanent radiation effects in reconfigurable systems 1-gen-2013 Cassano, Luca +
Formal approaches to SEU testing in FPGAs 1-gen-2013 Cassano, Luca +
Mostrati risultati da 1 a 48 di 48
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile