RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

SILVANO, CRISTINA
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 14.184
EU - Europa 7.199
AS - Asia 3.918
SA - Sud America 1.190
AF - Africa 124
OC - Oceania 35
Continente sconosciuto - Info sul continente non disponibili 6
Totale 26.656
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 13.925
RU - Federazione Russa 2.603
IT - Italia 1.637
SG - Singapore 1.433
CN - Cina 1.121
BR - Brasile 1.033
VN - Vietnam 575
UA - Ucraina 495
SE - Svezia 452
DE - Germania 425
GB - Regno Unito 306
FI - Finlandia 283
AT - Austria 218
IN - India 206
CA - Canada 200
ES - Italia 177
IE - Irlanda 152
NL - Olanda 149
FR - Francia 133
KR - Corea 100
HK - Hong Kong 86
AR - Argentina 71
BD - Bangladesh 46
ID - Indonesia 44
BE - Belgio 40
JP - Giappone 38
ZA - Sudafrica 37
TH - Thailandia 34
MX - Messico 33
TR - Turchia 33
AU - Australia 31
EC - Ecuador 31
JO - Giordania 31
IQ - Iraq 29
MA - Marocco 28
PL - Polonia 25
CH - Svizzera 23
PK - Pakistan 23
UZ - Uzbekistan 18
CI - Costa d'Avorio 17
VE - Venezuela 17
GR - Grecia 15
PY - Paraguay 14
MY - Malesia 13
SA - Arabia Saudita 12
AE - Emirati Arabi Uniti 10
AZ - Azerbaigian 10
CO - Colombia 10
CZ - Repubblica Ceca 10
KE - Kenya 10
AL - Albania 9
IR - Iran 8
PT - Portogallo 8
EG - Egitto 7
IL - Israele 7
LT - Lituania 7
MU - Mauritius 7
PE - Perù 7
RO - Romania 7
TW - Taiwan 7
BJ - Benin 6
EU - Europa 6
NP - Nepal 6
TN - Tunisia 6
DO - Repubblica Dominicana 5
JM - Giamaica 5
CR - Costa Rica 4
LV - Lettonia 4
NZ - Nuova Zelanda 4
OM - Oman 4
BH - Bahrain 3
BO - Bolivia 3
CL - Cile 3
DZ - Algeria 3
EE - Estonia 3
GT - Guatemala 3
HR - Croazia 3
KG - Kirghizistan 3
LK - Sri Lanka 3
NO - Norvegia 3
PA - Panama 3
PH - Filippine 3
AM - Armenia 2
BA - Bosnia-Erzegovina 2
BB - Barbados 2
BN - Brunei Darussalam 2
BY - Bielorussia 2
HN - Honduras 2
HU - Ungheria 2
LB - Libano 2
RS - Serbia 2
TT - Trinidad e Tobago 2
CG - Congo 1
DK - Danimarca 1
ET - Etiopia 1
GE - Georgia 1
GI - Gibilterra 1
IM - Isola di Man 1
KH - Cambogia 1
KW - Kuwait 1
Totale 26.650
Salva come PNG Salva come JPEG
Città #
Fairfield 2.057
Ashburn 1.730
Woodbridge 1.378
Houston 1.011
Seattle 907
Wilmington 811
Cambridge 756
Singapore 728
Chandler 679
Ann Arbor 626
Moscow 363
Milan 349
Beijing 320
Jacksonville 289
Santa Clara 285
Boardman 265
Dearborn 245
Hefei 230
Council Bluffs 210
Vienna 205
Dong Ket 204
Lawrence 187
Medford 173
Ottawa 153
Málaga 149
Dublin 148
Dallas 122
Los Angeles 115
San Diego 98
Helsinki 92
São Paulo 87
Verona 84
Buffalo 75
Hong Kong 75
Seoul 74
Des Moines 71
London 69
Ho Chi Minh City 61
The Dalles 51
Frankfurt am Main 49
New York 48
Amsterdam 42
Norwalk 42
Hanoi 41
New Delhi 40
Shanghai 40
Rome 38
Rio de Janeiro 37
Brussels 34
Amman 31
Bangkok 31
Redwood City 30
Tokyo 30
Jakarta 24
Naples 24
Belo Horizonte 23
Delhi 23
Nuremberg 23
Turku 23
Auburn Hills 22
Casablanca 22
Miami 22
Mountain View 21
Mumbai 20
Bologna 19
Brescia 19
Indiana 19
Phoenix 19
Princeton 19
Brooklyn 18
Chicago 18
Denver 18
Johannesburg 18
Kent 18
Düsseldorf 17
Guangzhou 17
Munich 17
Stockholm 17
Turin 17
Columbus 16
Falls Church 16
Montreal 16
Padova 16
Abidjan 15
Brasília 15
Porto Alegre 15
Redondo Beach 15
Tashkent 15
Warsaw 15
Curitiba 14
Goiânia 14
Orem 14
Redmond 14
Groningen 13
Kuala Lumpur 13
Sydney 13
Trieste 13
Atlanta 12
Catania 12
Collegno 12
Totale 16.880
Salva come PNG Salva come JPEG
Nome #
Progettazione digitale 898
Accelerating Binary and Mixed-Precision NNs Inference on STMicroelectronics Embedded NPU with Digital In-Memory-Computing 515
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level 291
Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors 222
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-core Architectures. 221
EXSCALATE: An Extreme-Scale Virtual Screening Platform for Drug Discovery Targeting Polypharmacology to Fight SARS-CoV-2 214
A Data Protection Unit for NoC-based Architectures 212
A Flexible Framework for Fast Multi-Objective Design Space Exploration of Embedded Systems 205
SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis 204
A Design Framework to Efficiently Explore Energy-Delay Tradeoffs 204
Accelerating a Geometric Approach to Molecular Docking with OpenACC 204
Low-power Architectures for Mobile Systems 202
Efficiency and Scalability of Barrier Synchronization on NoC Based Many-core Architectures 201
Energy Estimation and Optimization of Embedded VLIW Processors based on Instruction Clustering 194
Exploiting OpenMP and OpenACC to accelerate a geometric approach to molecular docking in heterogeneous HPC nodes 194
A Correlation-Based Design Space Exploration Methodology for Multi-Processor Systems-on-Chip 193
An Efficient Synchronization Technique for Multiprocessor Systems on-Chip 187
A System-Level Methodology for Fast Multi-Objective Design Space Exploration 186
mARGOt: a Dynamic Autotuning Framework for Self-aware Approximate Computing 186
An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints 185
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-core Architectures 185
An instruction-level methodology for power estimation and optimization of embedded VLIW cores 184
Branch Prediction Techniques for Low-Power VLIW Processors 183
DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling 183
The ANTAREX approach to autotuning and adaptivity for energy efficient HPC Systems 180
SOCRATES - A seamless online compiler and system runtime autotuning framework for energy-aware applications 179
Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach 177
An Efficient Design Space Exploration Methodology for Multiprocessor SoC Architectures based on Response Surface Methods 176
A Security Monitoring Service for NoCs 176
A Design Space Exploration Methodology Supporting Run-Time Resource Management for Multi-Processors System on-Chip 175
OpenCL application auto-tuning and run-time resource management for multi-core platforms 172
A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems 170
A survey on compiler autotuning using machine learning 170
A Power-Efficient Methodology for Mapping Applications on Multi-Processor System-on-Chip Architectures 169
A Bayesian network approach for compiler auto-tuning for embedded processors 168
Design Space Exploration Supporting Run-time Resource Management 168
Customization of OpenCL Applications for Efficient Task Mapping Under Heterogeneous Platform Constraints 168
Throughput balancing for energy efficient near-threshold manycores 167
Application autotuning to support runtime adaptivity in multicore architectures 166
ANTAREX - AutoTuning and adaptivity approach for energy efficient eXascale HPC systems 166
Parallel paradigms and run-time management techniques for many-core architectures: the 2parma approach 164
MiCOMP: Mitigating the Compiler Phase-Ordering Problem Using Optimization Sub-Sequences and Machine Learning 164
A framework for Compiler Level statistical analysis over customized VLIW architecture 163
Variability-Aware Robust Design Space Exploration of Chip Multiprocessor Architectures 161
LIGATE - LIgand Generator and portable drug discovery platform AT Exascale 160
Combining application adaptivity and system-wide Resource Management on multi-core platforms 159
Mapping and Topology Customization Approaches for Application-Specific STNoC Designs 158
A Meta-Model Assisted Coprocessor Synthesis Framework for Compiler/Architecture Parameters Customization 158
Exploiting TLM and Object Introspection for System-Level Simulation 157
An Instruction-Level Energy Model for Embedded VLIW Architectures 156
Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures 156
A conceptual analysis framework for low power design of embedded systems 156
COBAYN: Compiler autotuning framework using Bayesian networks 154
Exploiting Data Forwarding to Reduce the Power Budget of VLIW Embedded Processors 153
An extreme-scale virtual screening platform for drug discovery 152
Parallel paradigms and run-time management techniques for many-core architectures 152
Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications 152
An Efficient Monte Carlo-based Probabilistic Time-Dependent Routing Calculation Targeting a Server-Side Car Navigation System 152
A Framework for Modeling and Estimating the Energy Dissipation of VLIW-based Embedded Systems 151
A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems 151
A Monitoring System for NoCs 150
Linking run-time resource management of embedded multi-core platforms with automated design-time exploration 150
Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures 149
ARTE: An Application-specific Run-Time managEment framework for multi-cores based on queuing models 149
Decision-theoretic Exploration of Multi-Processor Platforms 148
A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints 147
Autotuning and adaptivity in energy efficient HPC systems: The ANTAREX toolbox 147
Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips 145
Improving Simulation Speed and Accuracy for Many-Core Embedded Platforms with Ensemble Models 144
Predictive modeling methodology for compiler phase-ordering 144
Fast System-Level Exploration of Memory Architectures Driven by Energy-Delay Metrics 143
Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs 143
The ANTAREX domain specific language for high performance computing 142
A Topology Design Customization Approach for STNoC 141
Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip 141
Construction Techniques for Systematic SEC-DED Codes with Single Byte Error Detection and Partial Correction Capability for Computer Memory Systems 141
Architecture Optimization of Application-Specific Implicit Instructions 139
ARTE: an Application-specific Run-Time Management Framework for Multi-core Systems 137
A Configurable Monitoring Infrastructure for NoC-Based Architectures 135
The ANTAREX tool flow for monitoring and autotuning energy efficient HPC systems 135
A Power Modeling and Estimation Framework for VLIW-based Embedded Systems 133
An Application Mapping Methodology and Case Study for Multi-Processor On-Chip Architectures 133
State encoding for low power embedded controllers 133
Low-Power Data Forwarding for VLIW Embedded Architectures 132
Tunable approximations to control time-to-solution in an HPC molecular docking Mini-App 132
Power Estimation and Optimization Methodologies for VLIW-Based Embedded Systems 131
A system-level exploration of power delivery architectures for near-threshold manycores considering performance constraints 131
Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors 128
Design Space Exploration for Run-time Management of a Reconfigurable System for Video Streaming 128
Power Exploration for Embedded VLIW Architectures 128
MULTICUBE: Multi-objective design space exploration of multi-core architectures 128
Instruction-Level Power Estimation for Embedded VLIW Cores 127
Floorplan-aware hierarchical NoC topology with GALS interfaces 127
Design Space Exploration for Orlando Ultra Low-Power Convolutional Neural Network SoC 127
Design space pruning and computational workload splitting for autotuning OpenCL applications 127
Low-Power Branch Prediction Techniques for VLIW Architectures: A Compiler-Hints Based Approach 126
PIRATE: A Framework for Power/Performance Exploration of Network-On-Chip Architectures 126
Dynamic Configuration of Application-Specific Implicit Instructions for Embedded Pipelined Processors 125
DeSpErate: Speeding-up design space exploration by using predictive simulation scheduling 125
Robust Optimization of SoC Architectures: A Multi-Scenario Approach 125
Totale 17.171
Salva come PNG Salva come JPEG
Categoria #
all - tutte 78.715
article - articoli 17.021
book - libri 2.416
conference - conferenze 49.504
curatela - curatele 2.471
other - altro 0
patent - brevetti 2.279
selected - selezionate 0
volume - volumi 5.024
Totale 157.430
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/20211.720 0 0 0 0 0 126 198 243 153 359 171 470
2021/20221.784 77 224 158 125 231 109 91 102 86 102 176 303
2022/20231.949 240 102 49 253 185 243 20 121 281 209 132 114
2023/20241.348 102 209 72 192 95 154 63 123 22 109 54 153
2024/20253.569 54 79 128 115 492 213 219 406 516 242 530 575
2025/20266.819 2.083 2.087 695 1.040 782 132 0 0 0 0 0 0
Totale 26.858