This paper proposes a system-level design methodology for the efficient exploration of the memory architecture from the energy-delay combined perspective. The aim is to find a sub-optimal configuration of the memory hierarchy without performing the exhaustive analysis of the parameters space
A Design Framework to Efficiently Explore Energy-Delay Tradeoffs
FORNACIARI, WILLIAM;SCIUTO, DONATELLA;SILVANO, CRISTINA;ZACCARIA, VITTORIO
2001-01-01
Abstract
This paper proposes a system-level design methodology for the efficient exploration of the memory architecture from the energy-delay combined perspective. The aim is to find a sub-optimal configuration of the memory hierarchy without performing the exhaustive analysis of the parameters spaceFile in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
C5.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
533.68 kB
Formato
Adobe PDF
|
533.68 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
