CHERNIAK, DMYTRO

CHERNIAK, DMYTRO  

DIPARTIMENTO DI ELETTRONICA, INFORMAZIONE E BIOINGEGNERIA  

Mostra records
Risultati 1 - 10 di 10 (tempo di esecuzione: 0.019 secondi).
Titolo Data di pubblicazione Autori File
4.3 A 76.7fs-lntegrated-Jitter and −71.9dBc In-Band Fractional-Spur Bang-Bang Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering 1-gen-2023 Dartizio, Simone M.Tesolin, FrancescoCastoro, GiacomoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroBertulessi, LucaSamori, CarloLacaita, Andrea L.Levantino, Salvatore +
4.5 A 9.25GHz Digital PLL with Fractional-Spur Cancellation Based on a Multi-DTC Topology 1-gen-2023 Castoro, GiacomoDartizio, Simone M.Tesolin, FrancescoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroBertulessi, LucaSamori, CarloLacaita, Andrea L.Levantino, Salvatore
A 15.6-18.2 GHz digital bang-bang PLL with -63dBc in-band fractional spur 1-gen-2018 Cherniak, DmytroGRIMALDI, LUIGIBASSI, MATTEOSamori, CarloLevantino, Salvatore +
A 23GHz low-phase-noise digital bang-bang PLL for fast triangular and saw-tooth chirp modulation 1-gen-2018 Cherniak, DmytroGrimaldi, LuigiBertulessi, LucaSamori, CarloLevantino, Salvatore +
A 9GHz 72fs-Total-lntegrated-Jitter Fractional-N Digital PLL with Calibrated Frequency Quadrupler 1-gen-2022 Buccoleri F.Dartizio S. M.Tesolin F.Santiccioli A.Bevilacqua A.Bertulessi L.Cherniak D.Samori C.Lacaita A. L.Levantino S. +
A low-phase-noise digital bang-bang PLL with fast lock over a wide lock range 1-gen-2018 Bertulessi, LucaGrimaldi, LuigiCherniak, DmytroSamori, CarloLevantino, Salvatore
Adaptive Digital Pre-Emphasis for PLL-Based FMCW Modulators 1-gen-2018 Cherniak, DmytroGrimaldi, LuigiSamori, CarloLevantino, Salvatore
Analysis of millimeter-wave digital frequency modulators for ubiquitous sensors and radars 1-gen-2017 CHERNIAK, DMYTROLEVANTINO, SALVATORESAMORI, CARLO +
Digitally-Intensive Fast Frequency Modulators for FMCW Radars in CMOS: (Invited Paper) 1-gen-2019 Cherniak D.Samori C.Levantino S.
Wideband chirp generation techniques in digital phase-locked loops 1-gen-2016 CHERNIAK, DMYTROLEVANTINO, SALVATORESAMORI, CARLO +