ROSSONI, MICHELE

ROSSONI, MICHELE  

DIPARTIMENTO DI ELETTRONICA, INFORMAZIONE E BIOINGEGNERIA  

Mostra records
Risultati 1 - 8 di 8 (tempo di esecuzione: 0.018 secondi).
Titolo Data di pubblicazione Autori File
A 10-GHz Digital-PLL-Based Chirp Generator With Parabolic Non-Uniform Digital Predistortion for FMCW Radars 1-gen-2024 Tesolin, FrancescoDartizio, Simone M.Castoro, GiacomoBuccoleri, FrancescoRossoni, MicheleCherniak, DmytroSamori, CarloLacaita, Andrea L.Levantino, Salvatore
A Low Jitter and Low Spur Fractional-N Digital PLL Based on a DTC Chopping Technique 1-gen-2026 Moleri, RiccardoDartizio, Simone M.Rossoni, MicheleCastoro, GiacomoTesolin, FrancescoCherniak, DmytroSamori, CarloLacaita, Andrea L.Levantino, Salvatore
A Low-Jitter Fractional-$N$ Digital PLL Adopting a Reverse-Concavity Variable-Slope DTC 1-gen-2025 Rossoni, MicheleDartizio, Simone M.Tesolin, FrancescoCastoro, GiacomoLacaita, Andrea L.Levantino, Salvatore +
A Low-Jitter Fractional-N Digital PLL With Spur Cancellation Based on a Multi-DTC Topology 1-gen-2026 Castoro, GiacomoDartizio, Simone M.Rossoni, MicheleTesolin, FrancescoBuccoleri, FrancescoCherniak, DmytroSamori, CarloLacaita, Andrea L.Levantino, Salvatore
A Low-Noise Digital PLL With an Adaptive Common-Mode Resonance Tuning Technique for Voltage-Biased Oscillators 1-gen-2025 Stefano GallucciFrancesco TesolinPietro SalviDaniele Lodi RizziniRiccardo MoleriFrancesco BuccoleriMichele RossoniGiacomo CastoroCarlo SamoriAndrea Leonardo LacaitaSimone Mattia DartizioSalvatore Levantino
A Low-Noise Fractional-$N$ Digital PLL Using a Resistor-Based Inverse-Constant-Slope DTC 1-gen-2025 Salvi, PietroDartizio, Simone M.Rossoni, MicheleTesolin, FrancescoCastoro, GiacomoLacaita, Andrea L.Levantino, Salvatore
A Low-Spur and Low-Jitter Fractional-N Digital PLL Based on an Inverse-Constant-Slope DTC and FCW Subtractive Dithering 1-gen-2023 Dartizio, SMTesolin, FCastoro, GBuccoleri, FRossoni, MCherniak, DSamori, CLacaita, ALLevantino, S
A Wideband Digitally Assisted Frequency Tripler With Adaptively Optimized Output Power in 55-nm SiGe BiCMOS 1-gen-2026 Lodi Rizzini D.Tesolin F.Rossoni M.Moleri R.Osio F.Mazzanti A.Lacaita A. L.Dartizio S. M.Levantino S.