Sfoglia per Autore
A Template-Based Strategy for Mapping System Level Specification onto VHDL Hardware Modules September 6-11, 1998. pp. 139-146.
1998-01-01 S., Bernardi; A., Bottiroli; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
From behavior to VHDL: a CAD environment for SPNNs
1998-01-01 Fornaciari, William; Piuri, Vincenzo; Salice, Fabio
Fault analysis in networks with concurrent error detection properties
1998-01-01 Bolchini, Cristiana; Salice, Fabio; Sciuto, Donatella
Fault Analysis for Networks with Concurrent Error Detection Properties
1998-01-01 Bolchini, Cristiana; Salice, Fabio; Sciuto, Donatella
Concurrent error detection at architectural level
1998-01-01 Bolchini, Cristiana; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
A model for system-level timed analysis and profiling
1998-01-01 A., Allara; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
System-level performance estimation strategy for Sw and Hw
1998-01-01 A., Allara; Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
Evaluation of VHDL Based Design Reuse Through lambda-Block Analysis
1999-01-01 S., Bernanrdi; Fornaciari, William; S., Minonne; Salice, Fabio; M., Vincenzi
Reti di calcolatori
1999-01-01 Breveglieri, LUCA ODDONE; Fornaciari, William; Salice, Fabio
A synthesis methodology aimed at improving the quality of TSC devices
1999-01-01 Bolchini, Cristiana; L., Pomante; Salice, Fabio; Sciuto, Donatella
Fast Software-Level Power Estimation for Design Space Exploration
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
The design of Self-Checking Systems
2000-01-01 Bolchini, Cristiana; Salice, Fabio
Modeling the Effectiveness of Reuse in SoC Design
2000-01-01 Fornaciari, William; Salice, Fabio
Energy Estimation for 32-Bit Microprocessors
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
An Instruction-Level Functionality-Based Energy Estimation Model for 32-Bit Microprocessors
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
A Multi-Level Strategy for Software Power Estimation
2000-01-01 Brandolese, Carlo; Fornaciari, William; L., Pomante; Salice, Fabio; Sciuto, Donatella
A Case Study in Design Space Exploration: The TOSCA Environment Applied to a Telecom Link Controller
2000-01-01 Allara, Alberto; Fornaciari, William; B., Massimo; Salice, Fabio
Design of VHDL based Totally Self-Checking Finite State machine and Data Path descriptions
2000-01-01 Bolchini, Cristiana; R., Montandon; Salice, Fabio; Sciuto, Donatella
Reliability Properties Assessment at System Level: A Co-design Framework
2001-01-01 Bolchini, Cristiana; Pomante, Luigi; Salice, Fabio; Sciuto, Donatella
Designing Reliable Embedded Systems Based on 32 Bit Microprocessors
2001-01-01 Bolchini, Cristiana; Salice, Fabio; Sciuto, Donatella
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile