The paper presents a novel strategy aimed at modeling the instruction energy consumption of 32-bits microprocessors. The proposed instruction-level pow er model is founded on afunctional decomposition of the activities accomplished by a generic microprocessor and exhibits significant generalization capabilities. It allo ws estimation of the pow er figures of the en tire instruction-set starting from the analysis of a subset, as w ell as to po w er characterize new processors using the model obtained by considering other microprocessors.
An Instruction-Level Functionality-Based Energy Estimation Model for 32-Bit Microprocessors
BRANDOLESE, CARLO;FORNACIARI, WILLIAM;SALICE, FABIO;SCIUTO, DONATELLA
2000-01-01
Abstract
The paper presents a novel strategy aimed at modeling the instruction energy consumption of 32-bits microprocessors. The proposed instruction-level pow er model is founded on afunctional decomposition of the activities accomplished by a generic microprocessor and exhibits significant generalization capabilities. It allo ws estimation of the pow er figures of the en tire instruction-set starting from the analysis of a subset, as w ell as to po w er characterize new processors using the model obtained by considering other microprocessors.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
10.1.1.12.458.pdf
Accesso riservato
:
Pre-Print (o Pre-Refereeing)
Dimensione
213.33 kB
Formato
Adobe PDF
|
213.33 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
