The paper presents a novel strategy aimed at modeling the instruction energy consumption of 32-bits microprocessors. The proposed instruction-level pow er model is founded on afunctional decomposition of the activities accomplished by a generic microprocessor and exhibits significant generalization capabilities. It allo ws estimation of the pow er figures of the en tire instruction-set starting from the analysis of a subset, as w ell as to po w er characterize new processors using the model obtained by considering other microprocessors.
Titolo: | An Instruction-Level Functionality-Based Energy Estimation Model for 32-Bit Microprocessors |
Autori: | |
Data di pubblicazione: | 2000 |
Handle: | http://hdl.handle.net/11311/271515 |
ISBN: | 1581131879 1-58113-187-9 |
Appare nelle tipologie: | 04.1 Contributo in Atti di convegno |
File in questo prodotto:
File | Descrizione | Tipologia | Licenza | |
---|---|---|---|---|
10.1.1.12.458.pdf | Pre-print | Accesso riservato | Accesso riservato |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.