Sfoglia per Autore  

Opzioni
Mostrati risultati da 61 a 80 di 168
Titolo Data di pubblicazione Autori File
Hardware-Software Timing Simulation Environment for Multiprocessor Embedded Systems 1-gen-2001 FORNACIARI, WILLIAMPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
Lambda-Block Analysis of VHDL for Design Reuse 1-gen-2001 FORNACIARI, WILLIAMSALICE, FABIO +
On-Line Fault Detection in a Hardware/Software Co-design Environment 1-gen-2001 BOLCHINI, CRISTIANAPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
Development Cost and Size Estimation Starting from High-Level Specifications 1-gen-2001 FORNACIARI, WILLIAMSALICE, FABIO +
Source-Level Execution Time Estimation of C Programs 1-gen-2001 BRANDOLESE, CARLOFORNACIARI, WILLIAMSALICE, FABIOSCIUTO, DONATELLA
A Software Methodology for detecting Hardware Faults in VLIW Data Paths 1-gen-2001 BOLCHINI, CRISTIANAPOMANTE, LUIGISALICE, FABIO
Dynamic Modeling of Inter-Instruction Effects for Execution Time Estimation 1-gen-2001 BRANDOLESE, CARLOFORNACIARI, WILLIAMSALICE, FABIOSCIUTO, DONATELLA
Hw/Sw Co-simulation for fast design-space exploration of multiprocessor embedded systems 1-gen-2001 FORNACIARI, WILLIAMPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
An Assembly-Level Execution-Time Model for Pipelined Architectures 1-gen-2001 BRANDOLESE, CARLOFORNACIARI, WILLIAMSALICE, FABIOSCIUTO, DONATELLA +
Designing Self-Checking FPGAs Through Error Detection Codes 1-gen-2002 BOLCHINI, CRISTIANASALICE, FABIOSCIUTO, DONATELLA
Physical and Logical Data Structures for Very Small Databases 1-gen-2002 BOLCHINI, CRISTIANASALICE, FABIOSCHREIBER, FABIO ALBERTOTANCA, LETIZIA
Modeling Assembly Instruction Timing in Superscalar Architectures 1-gen-2002 BRANDOLESE, CARLOFORNACIARI, WILLIAMSALICE, FABIOSCIUTO, DONATELLA +
Reliability Properties Assessment at System Level: A Co-design Framework 1-gen-2002 BOLCHINI, CRISTIANASALICE, FABIOSCIUTO, DONATELLA +
A System Level Approach in Designing Dual-Duplex Fault Tolerant Embedded Systems 1-gen-2002 BOLCHINI, CRISTIANAPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
Metrics for Design Space Exploration of Heterogeneous Multiprocessor Embedded Systems 1-gen-2002 FORNACIARI, WILLIAMPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
The impact of source code transformations on software power and energy consumption 1-gen-2002 BRANDOLESE, CARLOFORNACIARI, WILLIAMSALICE, FABIOSCIUTO, DONATELLA
Static power modeling of 32-bit microprocessors 1-gen-2002 BRANDOLESE, CARLOSALICE, FABIOFORNACIARI, WILLIAMSCIUTO, DONATELLA
An Internal Representation Model for System-Level Co-Design of Heterogeneous Multiprocessor Embedded System 1-gen-2003 FORNACIARI, WILLIAMPOMANTE, LUIGISALICE, FABIOSCIUTO, DONATELLA
Partitioning of Embedded Applications onto Heterogeneous Multiprocessor Architectures 1-gen-2003 FORNACIARI, WILLIAMPOMANTE, LUIGISALICE, FABIO +
Early Estimation of the Size of VHDL Projects 1-gen-2003 FORNACIARI, WILLIAMSALICE, FABIOSCARPAZZA, DANIELE PAOLO
Mostrati risultati da 61 a 80 di 168
Legenda icone

  •  file ad accesso aperto
  •  file disponibili sulla rete interna
  •  file disponibili agli utenti autorizzati
  •  file disponibili solo agli amministratori
  •  file sotto embargo
  •  nessun file disponibile