SILVANO, CRISTINA

	Nome completo
	
					SILVANO, CRISTINA
				
	Afferenza
	
					DIPARTIMENTO DI ELETTRONICA, INFORMAZIONE E BIOINGEGNERIA
				
	Pagina personale
	
Scheda docente sul sito di Ateneo

	Varianti
	
					Silvano Christina; Christina Silvano; Silvano C.

Mostra records

Risultati 1 - 11 di 11 (tempo di esecuzione: 0.016 secondi).

Digital information error correcting apparatus for correcting single errors (SEC),detecting double errors(DED)and single byte multiple errors(SBD),and the correction of an odd number of single byte errors(ODD SBC)

1998-01-01 Silvano, Cristina

Digital information error correcting apparatus for correcting single errors (SEC),detecting double errors(DED)and single byte multiple errors(SBD),and the correction of an odd number of single byte errors(ODD SBC).

1998-01-01 Silvano, Cristina

Digital information error correcting apparatus for single error correcting (SEC), double error detecting (DED), single byte error detecting (SBED), and odd numbered single byte error correcting (OSBEC)

1996-01-01 Silvano, Cristina

Encoder architecture for parallel buses

2001-01-01 Fornaciari, William; Sciuto, Donatella; Silvano, Cristina; R., Zafalon; D., Pau

Encoder/Decoder architecture and related processing system

2002-01-01 Fornaciari, William; Sciuto, Donatella; Silvano, Cristina; R., Zafalon; D., Pau

Integrated CMOS static RAM

1997-01-01 G., Sada; Silvano, Cristina

Integrierter CMOS-statischer RAM

1998-01-01 G., Sada; Silvano, Cristina

Processor Architecture

2005-01-01 Sami, Mariagiovanna; Sciuto, Donatella; Silvano, Cristina; Zaccaria, Vittorio; D., Pau; R., Zafalon

Processor architecture with variable-stage pipeline

2002-01-01 Sami, Mariagiovanna; Sciuto, Donatella; Silvano, Cristina; Zaccaria, Vittorio; D., Pau; R., Zafalon

Programmable data protection device, secure programming manager system and process for controlling access to an interconnect network for an integrated circuit

2009-01-01 V., Catalano; M., Coppola; R., Locatelli; Silvano, Cristina; Palermo, Gianluca; L., Fiorin

PROGRAMMABLE DATA PROTECTION DEVICE, SECURE PROGRAMMING MANAGER SYSTEM AND PROCESS FOR CONTROLLING ACCESS TO AN INTERCONNECT NETWORK FOR AN INTEGRATED CIRCUIT

2008-01-01 V., Catalano; M., Coppola; R., Locatelli; Silvano, Cristina; Palermo, Gianluca; L., Fiorin

Titolo	Data di pubblicazione	Autori
Digital information error correcting apparatus for correcting single errors (SEC),detecting double errors(DED)and single byte multiple errors(SBD),and the correction of an odd number of single byte errors(ODD SBC)	1-gen-1998	SILVANO, CRISTINA
Digital information error correcting apparatus for correcting single errors (SEC),detecting double errors(DED)and single byte multiple errors(SBD),and the correction of an odd number of single byte errors(ODD SBC).	1-gen-1998	SILVANO, CRISTINA
Digital information error correcting apparatus for single error correcting (SEC), double error detecting (DED), single byte error detecting (SBED), and odd numbered single byte error correcting (OSBEC)	1-gen-1996	SILVANO, CRISTINA
Encoder architecture for parallel buses	1-gen-2001	FORNACIARI, WILLIAMSCIUTO, DONATELLASILVANO, CRISTINAR. ZafalonD. Pau + -
Encoder/Decoder architecture and related processing system	1-gen-2002	FORNACIARI, WILLIAMSCIUTO, DONATELLASILVANO, CRISTINAR. ZafalonD. Pau + -
Integrated CMOS static RAM	1-gen-1997	G. SadaSILVANO, CRISTINA + -
Integrierter CMOS-statischer RAM	1-gen-1998	G. SadaSILVANO, CRISTINA + -
Processor Architecture	1-gen-2005	SAMI, MARIAGIOVANNASCIUTO, DONATELLASILVANO, CRISTINAZACCARIA, VITTORIOD. PauR. Zafalon + -
Processor architecture with variable-stage pipeline	1-gen-2002	SAMI, MARIAGIOVANNASCIUTO, DONATELLASILVANO, CRISTINAZACCARIA, VITTORIOD. PauR. Zafalon + -
Programmable data protection device, secure programming manager system and process for controlling access to an interconnect network for an integrated circuit	1-gen-2009	V. CatalanoM. CoppolaR. LocatelliSILVANO, CRISTINAPALERMO, GIANLUCAL. Fiorin + -
PROGRAMMABLE DATA PROTECTION DEVICE, SECURE PROGRAMMING MANAGER SYSTEM AND PROCESS FOR CONTROLLING ACCESS TO AN INTERCONNECT NETWORK FOR AN INTEGRATED CIRCUIT	1-gen-2008	V. CatalanoM. CoppolaR. LocatelliSILVANO, CRISTINAPALERMO, GIANLUCAL. Fiorin + -

RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano