An encoder/decoder architecture for buses capable of minimizing power consumption by reducing the switching activity.
Encoder architecture for parallel buses
FORNACIARI, WILLIAM;SCIUTO, DONATELLA;SILVANO, CRISTINA;
2001-01-01
Abstract
An encoder/decoder architecture for buses capable of minimizing power consumption by reducing the switching activity.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
EP1150467A1.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
713.02 kB
Formato
Adobe PDF
|
713.02 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
