An architecture for a pipeline processor circuit, preferably of the VLIW type, comprises a plurality of stages ( IF, ID; EX, MEM, WB) and a network of forwarding paths (EX-EX, MEM-EX, MEM-ID) which connect pairs of said stages, as well as a register file (RF) for operand write-back. An optimization of power consumption function is provided via inhibition of writing (Write Inhibit) and subsequent readings in said Register File (RF) of operands retrievable from said forwarding network on account of their reduced liveness length
Processor architecture with variable-stage pipeline
SAMI, MARIAGIOVANNA;SCIUTO, DONATELLA;SILVANO, CRISTINA;ZACCARIA, VITTORIO;
2002-01-01
Abstract
An architecture for a pipeline processor circuit, preferably of the VLIW type, comprises a plurality of stages ( IF, ID; EX, MEM, WB) and a network of forwarding paths (EX-EX, MEM-EX, MEM-ID) which connect pairs of said stages, as well as a register file (RF) for operand write-back. An optimization of power consumption function is provided via inhibition of writing (Write Inhibit) and subsequent readings in said Register File (RF) of operands retrievable from said forwarding network on account of their reduced liveness lengthFile in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
EP1199629A1-1.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
944.63 kB
Formato
Adobe PDF
|
944.63 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
