RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

MONCHIERO, MATTEO

MONCHIERO, MATTEO  

Mostra records
Risultati 1 - 16 di 16 (tempo di esecuzione: 0.028 secondi).
Titolo Data di pubblicazione Autori File
A Design Kit for a Fully Working Shared Memory Multiprocessor on FPGA 1-gen-2007 FERRANDI, FABRIZIOMONCHIERO, MATTEOPALERMO, GIANLUCASCIUTO, DONATELLATUMEO, ANTONINO
A Modular Approach to Model Heterogeneous MPSoC at Cycle Level 1-gen-2008 MONCHIERO, MATTEOPALERMO, GIANLUCASILVANO, CRISTINAVILLA, ORESTE
A multiprocessor self-reconfigurable jpeg2000 encoder 1-gen-2009 TUMEO, ANTONINOMONCHIERO, MATTEOPALERMO, GIANLUCAFERRANDI, FABRIZIOSCIUTO, DONATELLA +
A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs 1-gen-2007 FERRANDI, FABRIZIOMONCHIERO, MATTEOPALERMO, GIANLUCASCIUTO, DONATELLATUMEO, ANTONINO
A power attack methodology to AES based on induced cache misses: procedure, evaluation and possible countermeasures 1-gen-2006 BERTONI, GUIDO MARCOBREVEGLIERI, LUCA ODDONEMONCHIERO, MATTEOPALERMO, GIANLUCAZACCARIA, VITTORIO
AES power attack based on induced cache miss and countermeasure 1-gen-2005 BERTONI, GUIDO MARCOBREVEGLIERI, LUCA ODDONEMONCHIERO, MATTEOPALERMO, GIANLUCAZACCARIA, VITTORIO
An Efficient Synchronization Technique for Multiprocessor Systems on-Chip 1-gen-2006 MONCHIERO, MATTEOPALERMO, GIANLUCASILVANO, CRISTINAVILLA, ORESTE
An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAs 1-gen-2007 FERRANDI, FABRIZIOMONCHIERO, MATTEOPALERMO, GIANLUCASCIUTO, DONATELLATUMEO, ANTONINO
An Interrupt Controller for FPGA-based Multiprocessors 1-gen-2007 FERRANDI, FABRIZIOMONCHIERO, MATTEOPALERMO, GIANLUCASCIUTO, DONATELLATUMEO, ANTONINO +
Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors 1-gen-2006 MONCHIERO, MATTEOPALERMO, GIANLUCASILVANO, CRISTINAVILLA, ORESTE
Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip 1-gen-2005 MONCHIERO, MATTEOPALERMO, GIANLUCAVILLA, ORESTE +
Lightweight DMA management mechanisms for multiprocessors on FPGA 1-gen-2008 TUMEO, ANTONINOMONCHIERO, MATTEOPALERMO, GIANLUCAFERRANDI, FABRIZIOSCIUTO, DONATELLA
Low-power Architectures for Mobile Systems 1-gen-2006 BREVEGLIERI, LUCA ODDONEMAISTRI, PAOLOMONCHIERO, MATTEONEGRI, LUCAPALERMO, GIANLUCASAMI, MARIAGIOVANNASILVANO, CRISTINAVILLA, ORESTE +
Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs 1-gen-2006 MONCHIERO, MATTEOPALERMO, GIANLUCASILVANO, CRISTINAVILLA, ORESTE
Prototyping pipelined applications on a heterogeneous fpga multiprocessor virtual platform 1-gen-2009 TUMEO, ANTONINOMONCHIERO, MATTEOPALERMO, GIANLUCAFERRANDI, FABRIZIOSCIUTO, DONATELLA +
The Combined Perceptron Branch Predictor 1-gen-2005 MONCHIERO, MATTEOPALERMO, GIANLUCA