The cross-point architecture for memory arrays is widely considered as one of the most attractive solutions for storage and memory circuits thanks to simplicity, scalability, small cell size, and consequently high density and low cost. Cost-scalable vertical 3-D cross-point architectures, in particular, offer the opportunity to challenge Flash memory with comparable density and cost. To develop scalable cross-point arrays, however, select devices with sufficient ON-OFF ratio, current capability, and endurance must be available. This paper presents a select device technology based on volatile resistive switching with Cu and Ag top electrode and silicon oxide (SiOₓ) switching materials. The select device displays ultrahigh resistance window and good current capability exceeding 2 MAcm⁻². Retention study shows a stochastic voltage-dependent ON-OFF transition time in the 10 μs-1 ms range, which needs to be further optimized for fast memory operation in storage class memory arrays.
Resistive Switching Device Technology Based on Silicon Oxide for Improved ON-OFF Ratio--Part II: Select Devices
Bricalli, Alessandro;Ambrosi, Elia;Laudato, Mario;Ielmini, Daniele
2017-01-01
Abstract
The cross-point architecture for memory arrays is widely considered as one of the most attractive solutions for storage and memory circuits thanks to simplicity, scalability, small cell size, and consequently high density and low cost. Cost-scalable vertical 3-D cross-point architectures, in particular, offer the opportunity to challenge Flash memory with comparable density and cost. To develop scalable cross-point arrays, however, select devices with sufficient ON-OFF ratio, current capability, and endurance must be available. This paper presents a select device technology based on volatile resistive switching with Cu and Ag top electrode and silicon oxide (SiOₓ) switching materials. The select device displays ultrahigh resistance window and good current capability exceeding 2 MAcm⁻². Retention study shows a stochastic voltage-dependent ON-OFF transition time in the 10 μs-1 ms range, which needs to be further optimized for fast memory operation in storage class memory arrays.File | Dimensione | Formato | |
---|---|---|---|
ted_2018_2.pdf
accesso aperto
:
Publisher’s version
Dimensione
2.44 MB
Formato
Adobe PDF
|
2.44 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.