Sfoglia per Autore
A Deterministic Constraint Driven Placement methodology for Analog Circuits
1995-01-01 Brandolese, Carlo; Pillan, Margherita; Salice, Fabio; Sciuto, Donatella
Analog circuits placement: A constraint driven methodology
1996-01-01 Brandolese, Carlo; Pillan, Margherita; Salice, Fabio; Sciuto, Donatella
System-level performance estimation strategy for Sw and Hw
1998-01-01 A., Allara; Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
Retargetable Software Power Estimation Methodology
2000-01-01 Brandolese, Carlo
Energy Estimation for 32-Bit Microprocessors
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
An Instruction-Level Functionality-Based Energy Estimation Model for 32-Bit Microprocessors
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
Fast Software-Level Power Estimation for Design Space Exploration
2000-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
A Multi-Level Strategy for Software Power Estimation
2000-01-01 Brandolese, Carlo; Fornaciari, William; L., Pomante; Salice, Fabio; Sciuto, Donatella
Retargetable Software Power Estimation Methodology
2001-01-01 Brandolese, Carlo
Dynamic Modeling of Inter-Instruction Effects for Execution Time Estimation
2001-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
Source-Level Execution Time Estimation of C Programs
2001-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
An Assembly-Level Execution-Time Model for Pipelined Architectures
2001-01-01 G., Beltrame; Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella; V., Trianni
Modeling Assembly Instruction Timing in Superscalar Architectures
2002-01-01 G., Beltrame; Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella; V., Trianni
Power-Aware Design of Embedded Software
2002-01-01 Brandolese, Carlo; Fornaciari, William
The impact of source code transformations on software power and energy consumption
2002-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio; Sciuto, Donatella
Static power modeling of 32-bit microprocessors
2002-01-01 Brandolese, Carlo; Salice, Fabio; Fornaciari, William; Sciuto, Donatella
Library functions timing characterization for source-level analysis
2003-01-01 Brandolese, Carlo; L., Ceresoli; Fornaciari, William; Sciuto, Donatella
An Area Estimation Methodology for FPGA Based Designs at SystemC-Level
2004-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio
Discrete-Event Modeling and Simulation of Superscalar Microprocessor Architectures
2004-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio
Source Level Models for Software Power Optimization
2004-01-01 Brandolese, Carlo; Fornaciari, William; Salice, Fabio
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile