Conditions for the design of circuits with concurrent error detection properties