Digital PLLs (DPLLs) have demonstrated to be a promising candidate to implement frequency synthesizers in wireless transceivers, thanks to their scaling-friendly architecture and to the possibility of implementing powerful background adaptive calibration algorithms to compensate the system non-idealities. The combination of these features leads to an inherently faster time-to-market than traditional analog PLLs, avoiding lengthy porting and redesign phases and factory calibrations, making DPLLs particularly attractive to cope with the surge of mobile applications recently driven by remote working and contactless businesses. Among DPLLs, bang-bang DPLLs are especially attractive for their reduced complexity and low power consumption, thanks to the use of a binary phase detector (BPD), while still capable of achieving state-of-the-art phase noise, jitter, and fast-lock performances [1]–[2]. However, the DPLL bandwidth, on top of being subject to process, voltage, and temperature (PVT) variations, also depends on the system phase noise level [3].

A 3.7-to-4.1GHz Narrowband Digital Bang-Bang PLL with a Multitaps LMS Algorithm to Automatically Control the Bandwidth Achieving 183fs Integrated Jitter

Mercandelli, Mario;Bertulessi, Luca;Samori, Carlo;Levantino, Salvatore
2021-01-01

Abstract

Digital PLLs (DPLLs) have demonstrated to be a promising candidate to implement frequency synthesizers in wireless transceivers, thanks to their scaling-friendly architecture and to the possibility of implementing powerful background adaptive calibration algorithms to compensate the system non-idealities. The combination of these features leads to an inherently faster time-to-market than traditional analog PLLs, avoiding lengthy porting and redesign phases and factory calibrations, making DPLLs particularly attractive to cope with the surge of mobile applications recently driven by remote working and contactless businesses. Among DPLLs, bang-bang DPLLs are especially attractive for their reduced complexity and low power consumption, thanks to the use of a binary phase detector (BPD), while still capable of achieving state-of-the-art phase noise, jitter, and fast-lock performances [1]–[2]. However, the DPLL bandwidth, on top of being subject to process, voltage, and temperature (PVT) variations, also depends on the system phase noise level [3].
2021
2021 IEEE Asian Solid-State Circuits Conference (A-SSCC)
978-1-6654-4350-0
CMOS
Radio-frequency
Frequency synthesiser
LMS
Digital assistance
File in questo prodotto:
File Dimensione Formato  
Mercandelli_A_3.7-to-4.1GHz_Narrowband_Digital_Bang-Bang_PLL_with_a_Multitaps_LMS_Algorithm_to_Automatically_Control_the_Bandwidth_Achieving_183fs_Integrated_Jitter.pdf

Accesso riservato

Descrizione: Paper
: Publisher’s version
Dimensione 1.53 MB
Formato Adobe PDF
1.53 MB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/1192695
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? 0
social impact