Sfoglia per Autore
Injection Technologies for Fault Attacks on Microprocessors
2012-01-01 Barenghi, Alessandro; G. M., Bertoni; Breveglieri, LUCA ODDONE; M., Pellicioli; Pelosi, Gerardo
Fault injection attacks on cryptographic devices: theory, practice, and countermeasures
2012-01-01 Barenghi, Alessandro; Breveglieri, LUCA ODDONE; I., Koren; D., Naccache
A Code Morphing Methodology to Automate Power Analysis Countermeasures
2012-01-01 Agosta, Giovanni; Barenghi, Alessandro; Pelosi, Gerardo
Automated Security Analysis of Dynamic Web Applications through Symbolic Code Execution
2012-01-01 Agosta, Giovanni; Barenghi, Alessandro; A., Parata; Pelosi, Gerardo
Enhancing Passive Side-Channel Attack Resilience through Schedulability Analysis of Data-Dependency Graphs
2013-01-01 Agosta, Giovanni; Barenghi, Alessandro; Pelosi, Gerardo; Scandale, Michele
Compiler-based Side Channel Vulnerability Analysis and Optimized Countermeasures Application
2013-01-01 Agosta, Giovanni; Barenghi, Alessandro; M., Maggi; Pelosi, Gerardo
Parallel parsing of operator precedence grammars
2013-01-01 Barenghi, Alessandro; CRESPI REGHIZZI, Stefano; Mandrioli, Dino; Pradella, Matteo
Security Analysis of Building Automation Networks: Threat Model and Viable Mitigation Techniques
2013-01-01 Antonini, Alessio; Barenghi, Alessandro; Pelosi, Gerardo
PAPAGENO: A Parallel Parser Generator for Operator Precedence Grammars
2013-01-01 Barenghi, Alessandro; Ermes, Viviani; CRESPI REGHIZZI, Stefano; Mandrioli, Dino; Pradella, Matteo
A Fault Induction Technique Based on Voltage Underfeeding with Application to Attacks against AES and RSA
2013-01-01 Barenghi, Alessandro; G., Bertoni; Breveglieri, LUCA ODDONE; Pelosi, Gerardo
Secure and Efficient Design of Block Cipher Implementations on Microcontrollers
2013-01-01 Barenghi, Alessandro; Pelosi, Gerardo; Terraneo, Federico
Design Time Engineering of Side Channel Resistant Cipher Implementations
2013-01-01 Barenghi, Alessandro; Breveglieri, LUCA ODDONE; F., De Santis; F., Melzani; Palomba, Andrea; Pelosi, Gerardo
Drop-In Control Flow Hijacking Prevention through Dynamic Library Interception
2013-01-01 Barenghi, Alessandro; Pelosi, Gerardo; F., Pozzi
Extending the Design Space for Secure Embedded System Design
2014-01-01 Agosta, Giovanni; Barenghi, Alessandro; M., Maggi; Pelosi, Gerardo
Differential Fault Analysis for Block Ciphers: an Automated Conservative Analysis
2014-01-01 Agosta, Giovanni; Barenghi, Alessandro; Pelosi, Gerardo; Scandale, Michele
Security Challenges in Building Automation and SCADA
2014-01-01 Antonini, Alessio; Barenghi, Alessandro; Pelosi, Gerardo; S., Zonouz
A Multiple Equivalent Execution Trace Approach to Secure Cryptographic Embedded Software
2014-01-01 Agosta, Giovanni; Barenghi, Alessandro; Pelosi, Gerardo; Scandale, Michele
Towards transparently tackling functionality and performance issues across different OpenCL platforms
2014-01-01 Agosta, Giovanni; Barenghi, Alessandro; Pelosi, Gerardo; Scandale, Michele
Design Space Extension for Secure Implementation of Block Ciphers
2014-01-01 Agosta, Giovanni; Barenghi, Alessandro; M., Maggi; Pelosi, Gerardo
A combined design-time/test-time study of the vulnerability of sub-threshold devices to low voltage fault attacks
2014-01-01 Barenghi, Alessandro; Hocquet, Cedric; Bol, David; Standaert, Francois Xaviermsc; Regazzoni, Francesco; Koren, Israel
Legenda icone
- file ad accesso aperto
- file disponibili sulla rete interna
- file disponibili agli utenti autorizzati
- file disponibili solo agli amministratori
- file sotto embargo
- nessun file disponibile