This paper presents an approach to design and implement a soft-core processor on SRAM-based FPGAs able to autonomously deal with the occurrence of soft errors; state-of-the-art area-replication strategies are coupled with dynamic partial reconfiguration to detect faults and to consequently repair them. The reconfiguration process is performed by the processor itself using a minimum set of "critical" instructions and the logic responsible for their execution is hardened, to enable the self-healing property. The methodology is applied to the OpenRISC processor, evaluating costs and benefits.
Design and implementation of a self-healing processor on SRAM-based FPGAs
BOLCHINI, CRISTIANA;MIELE, ANTONIO ROSARIO
2014-01-01
Abstract
This paper presents an approach to design and implement a soft-core processor on SRAM-based FPGAs able to autonomously deal with the occurrence of soft errors; state-of-the-art area-replication strategies are coupled with dynamic partial reconfiguration to detect faults and to consequently repair them. The reconfiguration process is performed by the processor itself using a minimum set of "critical" instructions and the logic responsible for their execution is hardened, to enable the self-healing property. The methodology is applied to the OpenRISC processor, evaluating costs and benefits.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
06962076.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
596.22 kB
Formato
Adobe PDF
|
596.22 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.