An improved fault tolerant architecture at CMOS level