Design for testability issues in the implementation of sequential array architectures