This work presents a Time-to-Digital Converter (TDC) for Digital Phase-Locked Loops (DPLLs) applications featuring a dynamic power-reduction technique. The architecture, implemented in a 28-nm CMOS technology with a 0.9-V supply voltage and 250MHz sample rate, is able to reduce its power consumption up to 47% compared to the same TDC without the proposed solution, dissipating a minimum of 33μW during normal operation.
Power-Reduction Technique for Time-to-Digital Converters in 28-nm CMOS process
Giacomo Tombolan;Carlo Samori;Andrea Bonfanti;Luca Bertulessi
2025-01-01
Abstract
This work presents a Time-to-Digital Converter (TDC) for Digital Phase-Locked Loops (DPLLs) applications featuring a dynamic power-reduction technique. The architecture, implemented in a 28-nm CMOS technology with a 0.9-V supply voltage and 250MHz sample rate, is able to reduce its power consumption up to 47% compared to the same TDC without the proposed solution, dissipating a minimum of 33μW during normal operation.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
Power-Reduction_Technique_for_Time-to-Digital_Converters_in_28-nm_CMOS_Process.pdf
Accesso riservato
:
Publisher’s version
Dimensione
2.93 MB
Formato
Adobe PDF
|
2.93 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
