This paper reviews state-of-the-art skew correction methods in time-interleaved (TI) analog-to-digital converters (ADCs) and introduces a novel mixed-signal skew correction technique based on dithering the control word of a digital-totime converter (DTC), which significantly relaxes the stringent DTC resolution requirements. Simulation results of a 10 GS/s 8– bit 16-core TI-ADC reveal that the proposed technique reduces the required DTC resolution by a factor of 4x and improves the spurious-free dynamic range (SFDR) by up to 10 dB with a negligible noise penalty.
A Timing Skew Correction Technique in Time-Interleaved ADCs Based on a DeltaSigma Digital-to-Time Converter
G. Be';M. Mercandelli;L. Bertulessi
2021-01-01
Abstract
This paper reviews state-of-the-art skew correction methods in time-interleaved (TI) analog-to-digital converters (ADCs) and introduces a novel mixed-signal skew correction technique based on dithering the control word of a digital-totime converter (DTC), which significantly relaxes the stringent DTC resolution requirements. Simulation results of a 10 GS/s 8– bit 16-core TI-ADC reveal that the proposed technique reduces the required DTC resolution by a factor of 4x and improves the spurious-free dynamic range (SFDR) by up to 10 dB with a negligible noise penalty.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
A_Timing_Skew_Correction_Technique_in_Time-Interleaved_ADCs_Based_on_a_DeltaSigma_Digital-to-Time_Converter.pdf
Accesso riservato
:
Publisher’s version
Dimensione
201.01 kB
Formato
Adobe PDF
|
201.01 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.