A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops