GALIMBERTI, ANDREA

GALIMBERTI, ANDREA  

DIPARTIMENTO DI ELETTRONICA, INFORMAZIONE E BIOINGEGNERIA  

Mostra records
Risultati 1 - 20 di 20 (tempo di esecuzione: 0.029 secondi).
Titolo Data di pubblicazione Autori File
A survey on run-time power monitors at the edge 1-gen-2023 Davide ZoniAndrea GalimbertiWilliam Fornaciari
An Evaluation of the State-Of-The-Art Software and Hardware Implementations of BIKE 1-gen-2023 Andrea GalimbertiGabriele MontanaroWilliam FornaciariDavide Zoni
An FPU design template to optimize the accuracy-efficiency-area trade-off 1-gen-2021 Davide ZoniAndrea GalimbertiWilliam Fornaciari
Cost-effective fixed-point hardware support for RISC-V embedded systems 1-gen-2022 D. ZoniA. Galimberti
Efficient and scalable FPGA design of GF(2m) inversion for post-quantum cryptosystems 1-gen-2022 A. GalimbertiD. Zoni +
Efficient and scalable FPGA-oriented design of QC-LDPC bit-flipping decoders for post-quantum cryptography 1-gen-2020 Davide ZoniAndrea GalimbertiWilliam Fornaciari
Evaluating the Trade-offs in the Hardware Design of the LEDAcrypt Encryption Functions 1-gen-2019 A. BarenghiW. FornaciariA. GalimbertiG. PelosiD. Zoni
Flexible and scalable FPGA-oriented design of multipliers for large binary polynomials 1-gen-2020 Davide ZoniAndrea GalimbertiWilliam Fornaciari
FPGA implementation of BIKE for quantum-resistant TLS 1-gen-2022 Galimberti, AndreaGalli, DavideMontanaro, GabrieleFornaciari, WilliamZoni, Davide
FPGA-Based Design and Implementation of a Code-Based Post-quantum KEM 1-gen-2024 Andrea Galimberti
Hardware and Software Support for Mixed Precision Computing: A Roadmap for Embedded and HPC Systems 1-gen-2023 Fornaciari W.Agosta G.Cattaneo D.Denisov L.Galimberti A.Magnani G.Zoni D.
Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators 1-gen-2022 Montanaro G.Galimberti A.Zoni D. +
HLS-based acceleration of the BIKE post-quantum KEM on embedded-class heterogeneous SoCs 1-gen-2023 Galimberti, AndreaMontanaro, GabrieleZoni, Davide
On the Effectiveness of True Random Number Generators Implemented on FPGAs 1-gen-2022 Galli, DavideGalimberti, AndreaFornaciari, WilliamZoni, Davide
On the use of hardware accelerators in QC-MDPC code-based cryptography 1-gen-2022 Galimberti, AndreaMontanaro, GabrieleFornaciari, WilliamZoni, Davide +
Probabilistic-WCET reliability: on the experimental validation of EVT hypotheses 1-gen-2019 Federico ReghenzaniGiuseppe MassariWilliam FornaciariAndrea Galimberti
RISC-V Processor Technologies for Aerospace Applications in the ISOLDE Project 1-gen-2023 Fornaciari, WilliamReghenzani, FedericoAgosta, GiovanniZoni, DavideGalimberti, Andrea +
TEXTAROSSA: Towards EXtreme scale Technologies and Accelerators for euROhpc hw/Sw Supercomputing Applications for exascale 1-gen-2021 Giovanni AgostaDaniele CattaneoWilliam FornaciariAndrea GalimbertiGiuseppe MassariFederico ReghenzaniFederico TerraneoDavide ZoniCarlo Brandolese +
Towards EXtreme scale technologies and accelerators for euROhpc hw/Sw supercomputing applications for exascale: The TEXTAROSSA approach 1-gen-2022 Agosta, GiovanniBrandolese, CarloCattaneo, DanieleFornaciari, WilliamGalimberti, AndreaMassari, GiuseppeReghenzani, FedericoTerraneo, FedericoZoni, Davide +
VGM-Bench: FPU Benchmark suite for Computer Vision, Computer Graphics and Machine Learning applications 1-gen-2020 Luca CremonaWilliam FornaciariAndrea GalimbertiAndrea RomanoniDavide Zoni