One decade after their introduction into wireless applications, digital fractional-N phase-locked loops are becoming a competitive solution for products. Their ultimate level of spurs is often bounded by the resolution and the linearity of the time-to-digital converter. Although methods for mitigating its nonlinearity have been proven effective in lowering spurs, they typically increase the level of random noise. By contrast, digital-PLL architectures based on digital-to-time converters enable nonlinearity cancellation and spur reduction with no penalty on noise level, while reducing design complexity and power consumption.
Nonlinearity cancellation in digital PLLs (Invited paper)
LEVANTINO, SALVATORE;SAMORI, CARLO
2013-01-01
Abstract
One decade after their introduction into wireless applications, digital fractional-N phase-locked loops are becoming a competitive solution for products. Their ultimate level of spurs is often bounded by the resolution and the linearity of the time-to-digital converter. Although methods for mitigating its nonlinearity have been proven effective in lowering spurs, they typically increase the level of random noise. By contrast, digital-PLL architectures based on digital-to-time converters enable nonlinearity cancellation and spur reduction with no penalty on noise level, while reducing design complexity and power consumption.File | Dimensione | Formato | |
---|---|---|---|
Levantino_CICC_2013.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
567.24 kB
Formato
Adobe PDF
|
567.24 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.