Optimal application of Design for Testability techniques extends on an efficient testability analysis. Circuit complexity does not allow traditional testability analysis approach to perform efficiently. Therefore an higher abstraction level must be considered. This paper presents a methodology for controllability and observability verification at a functional level, starting from a VHDL description of the system architecture. Since efficiency is a primary goal for industrial application of such technique, a representation based on Binary Decision Diagrams has been introduced and its effectiveness is presented on telecom applications

Data-path testability analysis based on BDDs

FERRANDI, FABRIZIO;SCIUTO, DONATELLA
1995-01-01

Abstract

Optimal application of Design for Testability techniques extends on an efficient testability analysis. Circuit complexity does not allow traditional testability analysis approach to perform efficiently. Therefore an higher abstraction level must be considered. This paper presents a methodology for controllability and observability verification at a functional level, starting from a VHDL description of the system architecture. Since efficiency is a primary goal for industrial application of such technique, a representation based on Binary Decision Diagrams has been introduced and its effectiveness is presented on telecom applications
1995
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems (ISCAS-1995)
0780325702
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/666927
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 1
social impact