A Multilevel Testability Assistant For Vlsi Design