BDD-based testability estimation of VHDL designs