A new DFT methodology for sequential circuits