Symbolic functional vector generation for VHDL specifications