Clock skew reduction in ASIC logic design: a methodology for clock tree management