A Design Workflow for Dynamically Recongurable Multi-FPGA Systems