A 3.6 GHz digital fractional-N PLL combines a 4b TDC with digital element shuffling, and a 4b feedback phase interpolator with digital cancellation of mismatches. It achieves maximum in-band fractional spur of -57 dBc and in-band noise of -104 dBc/Hz at 400 kHz offset with 3 MHz bandwidth. The PLL draws 67 mA from a 1.2 V supply and occupies an active area of 0.4 mm2 in 6 nm CMOS.
A 3MHz-BW 3.6GHz digital fractional-N PLL with sub-gate-delay TDC, phase-interpolation divider, and digital mismatch cancellation
LEVANTINO, SALVATORE;SAMORI, CARLO;LACAITA, ANDREA LEONARDO
2010-01-01
Abstract
A 3.6 GHz digital fractional-N PLL combines a 4b TDC with digital element shuffling, and a 4b feedback phase interpolator with digital cancellation of mismatches. It achieves maximum in-band fractional spur of -57 dBc and in-band noise of -104 dBc/Hz at 400 kHz offset with 3 MHz bandwidth. The PLL draws 67 mA from a 1.2 V supply and occupies an active area of 0.4 mm2 in 6 nm CMOS.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
Zanuso_ISSCC_2010.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
1.81 MB
Formato
Adobe PDF
|
1.81 MB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
