A prototype of the “Channel chip” of the FERMI microsystem has been designed and fabricated (version 1, 1994), being currently under test (1995-96). Future implementations (version 11, 1996) require a structural refinement and a reduction of dimension of the chip. These modifications require in turn a redistribution and a redesign of the implemented fault tolerance features. In this paper guide-lines for this task are presented and a proposal is discussed.
Balancing of fault tolerance in the new version of the FERMI channel chip: a functional evaluation
ANTOLA, ANNA MARIA;BREVEGLIERI, LUCA ODDONE
1996-01-01
Abstract
A prototype of the “Channel chip” of the FERMI microsystem has been designed and fabricated (version 1, 1994), being currently under test (1995-96). Future implementations (version 11, 1996) require a structural refinement and a reduction of dimension of the chip. These modifications require in turn a redistribution and a redesign of the implemented fault tolerance features. In this paper guide-lines for this task are presented and a proposal is discussed.File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
