A fast architecture for fully-pipelined convolution of complex numbers is presented. High regularity and modularity allow for a compact VLSI implementation. High throughput cficiently supports massive computation.

A fast pipelined complex convolver

BREVEGLIERI, LUCA ODDONE;PIURI, VINCENZO
1992-01-01

Abstract

A fast architecture for fully-pipelined convolution of complex numbers is presented. High regularity and modularity allow for a compact VLSI implementation. High throughput cficiently supports massive computation.
1992
INF; VLSI; pipelining; arithmetic; convolution; convolver; systolic array
File in questo prodotto:
File Dimensione Formato  
569735.pdf

Accesso riservato

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 309.38 kB
Formato Adobe PDF
309.38 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/569735
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 0
  • ???jsp.display-item.citation.isi??? ND
social impact