This paper describes a method for speeding up the linear settling response of integer-N phase-locked loops. Extending the discrete-time model of the PLL first proposed by Gardner, simple design rules are derived which guarantee accurate frequency settling in few reference cycles. Simulations show that the proposed design technique improves up to six times the settling time of a conventional design. The stability margins and the noise behavior of the proposed system are analyzed.
Fast-switching analog PLL with finite-impulse response
LEVANTINO, SALVATORE;SAMORI, CARLO;LACAITA, ANDREA LEONARDO
2004-01-01
Abstract
This paper describes a method for speeding up the linear settling response of integer-N phase-locked loops. Extending the discrete-time model of the PLL first proposed by Gardner, simple design rules are derived which guarantee accurate frequency settling in few reference cycles. Simulations show that the proposed design technique improves up to six times the settling time of a conventional design. The stability margins and the noise behavior of the proposed system are analyzed.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
Levantino_TCASI_2004.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
418.54 kB
Formato
Adobe PDF
|
418.54 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
