At a high level of abstraction, the VHDL specification of the functionalities that a circuit can perform is given by defining the behavioral model. Similarity with procedural programming languages is suggested to tailor some software analysis techniques to VHDL behavioral description analysis. The aim is to retrieve information on the final circuit from its specifications. This paper presents several analyses of the code aimed at identifying significant properties of the final circuit from the synthesis and testability points of view.

Software Methodologies for VHDL Code Static Analysis

BARESI, LUCIANO;BOLCHINI, CRISTIANA
1997-01-01

Abstract

At a high level of abstraction, the VHDL specification of the functionalities that a circuit can perform is given by defining the behavioral model. Similarity with procedural programming languages is suggested to tailor some software analysis techniques to VHDL behavioral description analysis. The aim is to retrieve information on the final circuit from its specifications. This paper presents several analyses of the code aimed at identifying significant properties of the final circuit from the synthesis and testability points of view.
File in questo prodotto:
File Dimensione Formato  
1-s2.0-S1383762197000246-main.pdf

Accesso riservato

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 1.08 MB
Formato Adobe PDF
1.08 MB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/528818
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 2
  • ???jsp.display-item.citation.isi??? ND
social impact