This work shows a new technique for localizing the position of the weak site responsible for the stress-induced leakage current (SILC) in the tunnel oxide of Flash memories. Reverse biasing the drain-substrate junction during gate-stress results in local modification of the electric field through the oxide, leading to a corresponding change in the local leakage current. Our analysis on selected samples of Flash cells indicates that the SILC-related damage can be partly localized close to the gate-to-drain overlap, indicating that the hot-carrier programming cooperates in the degradation process.
Localization of SILC in Flash memories after program/erase cycling
IELMINI, DANIELE;LACAITA, ANDREA LEONARDO;SOTTOCORNOLA SPINELLI, ALESSANDRO
2002-01-01
Abstract
This work shows a new technique for localizing the position of the weak site responsible for the stress-induced leakage current (SILC) in the tunnel oxide of Flash memories. Reverse biasing the drain-substrate junction during gate-stress results in local modification of the electric field through the oxide, leading to a corresponding change in the local leakage current. Our analysis on selected samples of Flash cells indicates that the SILC-related damage can be partly localized close to the gate-to-drain overlap, indicating that the hot-carrier programming cooperates in the degradation process.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
irps02.PDF
Accesso riservato
:
Altro materiale allegato
Dimensione
158.07 kB
Formato
Adobe PDF
|
158.07 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.