An IF-sampling technique rejects even-order alias channels. A 0.25 μm CMOS test chip demonstrates 27 dB anti-aliasing rejection, 70 dB dynamic range, and -121 dBm/Hz noise floor, for a 377 MHz IF GSM signal, with 52 MHz sampling rate.
A CMOS IF sampling circuit with reduced aliasing for wireless applications
LEVANTINO, SALVATORE;SAMORI, CARLO;
2002-01-01
Abstract
An IF-sampling technique rejects even-order alias channels. A 0.25 μm CMOS test chip demonstrates 27 dB anti-aliasing rejection, 70 dB dynamic range, and -121 dBm/Hz noise floor, for a 377 MHz IF GSM signal, with 52 MHz sampling rate.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
2002_ISSCC.pdf
Accesso riservato
:
Altro materiale allegato
Dimensione
769.88 kB
Formato
Adobe PDF
|
769.88 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.