This work presents a technique to reduce the phase errors of quadrature signals. The proposed concept is demonstrated on a 2.4-GHz single-sideband up-converter in a 0.35-μm BiCMOS process. The quadrature LO signals are obtained on-chip by means of two coupled oscillators, achieving a figure-of-merit of 186 dB. The image-rejection ratio improves by 7 to 11dB across the 28% LO tuning range with respect to a conventional design. The whole circuit dissipates 47 mW.
A Circuit Technique Improving the Image Rejection of RF Front-Ends
LEVANTINO, SALVATORE;SAMORI, CARLO;LACAITA, ANDREA LEONARDO
2004-01-01
Abstract
This work presents a technique to reduce the phase errors of quadrature signals. The proposed concept is demonstrated on a 2.4-GHz single-sideband up-converter in a 0.35-μm BiCMOS process. The quadrature LO signals are obtained on-chip by means of two coupled oscillators, achieving a figure-of-merit of 186 dB. The image-rejection ratio improves by 7 to 11dB across the 28% LO tuning range with respect to a conventional design. The whole circuit dissipates 47 mW.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
2004_VLSI_Circuits.pdf
Accesso riservato
:
Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione
265.39 kB
Formato
Adobe PDF
|
265.39 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
