This paper presents a high-speed and low-noise comparator implemented in a 28-nm bulk CMOS technology with a 0.9-V supply voltage. The comparator is designed for a 12- bit 200-MSps successive-approximation-register (SAR) analogto- digital converter (ADC). Simulations show an input-referred noise of 163 muV and a reset-out delay of 110-ps for an input differential voltage of 100 muV. The energy per conversion is 595 fJ/conv and the Figure-of-Merit is 15.8 nJmuV(exp 2), better than the state of the art.
A low-noise high-speed comparator for a 12-bit 200-MSps SAR ADC in a 28-nm CMOS process
L. Ricci;L. Bertulessi;A. Bonfanti
2021-01-01
Abstract
This paper presents a high-speed and low-noise comparator implemented in a 28-nm bulk CMOS technology with a 0.9-V supply voltage. The comparator is designed for a 12- bit 200-MSps successive-approximation-register (SAR) analogto- digital converter (ADC). Simulations show an input-referred noise of 163 muV and a reset-out delay of 110-ps for an input differential voltage of 100 muV. The energy per conversion is 595 fJ/conv and the Figure-of-Merit is 15.8 nJmuV(exp 2), better than the state of the art.File in questo prodotto:
File | Dimensione | Formato | |
---|---|---|---|
A_low-noise_high-speed_comparator_for_a_12-bit_200-MSps_SAR_ADC_in_a_28-nm_CMOS_process.pdf
Accesso riservato
:
Publisher’s version
Dimensione
786.13 kB
Formato
Adobe PDF
|
786.13 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.