In this contribution we present a novel implementation of a firmware and software bundle for the computation of real-time histograms based on a System-on-Chip (SoC) Linuxbased platform. Histograms are basic instruments that turn out to be of fundamental help when it comes not only to single-shot events, but also to collection and elaboration of big amount of data, their shaping and statistical insights coming from the collected measures. Industry and Academia have already proposed many solutions to this need, both in full-custom Application- Specific Integrated Circuits (ASICs) and Field-Programmable Gate Arrays (FPGAs) IP-Cores. However, despite being mostly satisfying in performance, these solutions often lack ease of use, upgrade and interfacing. Moreover, in this particular application, large storage capabilities are needed, in order to guarantee the user the possibility to build large enough histograms. To solve these issues, we present a hybrid hardware and software implementation of a Histogram Maker in an FPGA-based SoC. Its main features are the large available memory accessible through a Direct Memory Access (DMA), the low amount of consumed FPGA resources of the actual hardware Histogram (Histo-Pack), the real-time behavior and the simplified, yet efficient, interface to the ARM core in the Xilinx SoC, hosting a Linux-based Operating System. A set of IP-Cores and libraries relaxes the effort for the interfacing between the two worlds, so that the user-friendly Processing System can be connected to the programmable logic part to exploit its high-performance in an easy and flexible way. The system has been successfully validated on Xilinx Zynq-7000 and Zynq UltraScale+ devices. This opens new opportunities for simple data transfer through advanced interfaces and protocols, data elaboration and analysis, with no need for complex hardware on the Programmable Logic part. The system is able to receive up to 0.3 Gsps with a refresh rate of 1ms.
SoC-based Architecture for General Purpose Real-Time Histogram Computation
Corna Nicola;Salgaro Simone;Garzetti Fabio;Lusardi Nicola;Geraci Angelo
2020-01-01
Abstract
In this contribution we present a novel implementation of a firmware and software bundle for the computation of real-time histograms based on a System-on-Chip (SoC) Linuxbased platform. Histograms are basic instruments that turn out to be of fundamental help when it comes not only to single-shot events, but also to collection and elaboration of big amount of data, their shaping and statistical insights coming from the collected measures. Industry and Academia have already proposed many solutions to this need, both in full-custom Application- Specific Integrated Circuits (ASICs) and Field-Programmable Gate Arrays (FPGAs) IP-Cores. However, despite being mostly satisfying in performance, these solutions often lack ease of use, upgrade and interfacing. Moreover, in this particular application, large storage capabilities are needed, in order to guarantee the user the possibility to build large enough histograms. To solve these issues, we present a hybrid hardware and software implementation of a Histogram Maker in an FPGA-based SoC. Its main features are the large available memory accessible through a Direct Memory Access (DMA), the low amount of consumed FPGA resources of the actual hardware Histogram (Histo-Pack), the real-time behavior and the simplified, yet efficient, interface to the ARM core in the Xilinx SoC, hosting a Linux-based Operating System. A set of IP-Cores and libraries relaxes the effort for the interfacing between the two worlds, so that the user-friendly Processing System can be connected to the programmable logic part to exploit its high-performance in an easy and flexible way. The system has been successfully validated on Xilinx Zynq-7000 and Zynq UltraScale+ devices. This opens new opportunities for simple data transfer through advanced interfaces and protocols, data elaboration and analysis, with no need for complex hardware on the Programmable Logic part. The system is able to receive up to 0.3 Gsps with a refresh rate of 1ms.File | Dimensione | Formato | |
---|---|---|---|
CR - SoC - FINAL - CHECK.pdf
Accesso riservato
:
Publisher’s version
Dimensione
233.8 kB
Formato
Adobe PDF
|
233.8 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.