A Framework for Customizable FPGA-based Image Registration Accelerators