Digital-to-time converters are one of the main building blocks in time-domain signal processing. The jitter-power product is analysed and shown to scale up linearly as the full-scale delay range in current-mode logic implementations, and quadratically in CMOS logic. It is also shown that CMOS converters outperforms current-mode ones only when their output range is lower than about 1.4 times the clock period.
Power-jitter trade-off analysis in digital-to-time converters
SANTICCIOLI, ALESSIO;SAMORI, CARLO;LACAITA, ANDREA LEONARDO;LEVANTINO, SALVATORE
2017-01-01
Abstract
Digital-to-time converters are one of the main building blocks in time-domain signal processing. The jitter-power product is analysed and shown to scale up linearly as the full-scale delay range in current-mode logic implementations, and quadratically in CMOS logic. It is also shown that CMOS converters outperforms current-mode ones only when their output range is lower than about 1.4 times the clock period.File in questo prodotto:
| File | Dimensione | Formato | |
|---|---|---|---|
|
07867982.pdf
Accesso riservato
Descrizione: Paper
:
Publisher’s version
Dimensione
208.71 kB
Formato
Adobe PDF
|
208.71 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
