RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

DISTANTE, FAUSTO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 1.068
EU - Europa 461
AS - Asia 67
AF - Africa 7
Continente sconosciuto - Info sul continente non disponibili 1
Totale 1.604
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.054
AT - Austria 106
UA - Ucraina 99
IT - Italia 68
DE - Germania 62
FI - Finlandia 38
SE - Svezia 34
VN - Vietnam 34
CN - Cina 20
ES - Italia 17
CA - Canada 14
GB - Regno Unito 13
IE - Irlanda 11
IN - India 8
CI - Costa d'Avorio 7
NL - Olanda 7
BE - Belgio 4
FR - Francia 2
TR - Turchia 2
A1 - Anonimo 1
JO - Giordania 1
JP - Giappone 1
KR - Corea 1
Totale 1.604
Salva come PNG Salva come JPEG
Città #
Ann Arbor 125
Chandler 125
Woodbridge 120
Fairfield 111
Vienna 106
Wilmington 79
Ashburn 78
Houston 55
Jacksonville 54
Seattle 48
Cambridge 25
Dearborn 24
Lawrence 21
Helsinki 17
Medford 17
Málaga 17
Dong Ket 15
New York 15
Beijing 14
Ottawa 14
Dublin 11
Abidjan 7
Des Moines 7
Amsterdam 6
San Diego 6
Washington 5
Brussels 4
Falls Church 4
Milan 4
Princeton 4
Norwalk 3
Redwood City 3
Hanover 2
Hefei 2
Izmir 2
Mountain View 2
Parma 2
Vittuone 2
Amman 1
Auburn Hills 1
Berlin 1
Denver 1
Falkenstein 1
Gavirate 1
Gunzenhausen 1
Kumar 1
Kunming 1
London 1
Nanjing 1
Newcastle upon Tyne 1
Ningbo 1
Nürnberg 1
Rome 1
San Francisco 1
San Giovanni La Punta 1
Shanghai 1
Tokyo 1
Varese 1
Verona 1
Totale 1.177
Salva come PNG Salva come JPEG
Nome #
Array partitioning: a methodology for reconfigurability and reconfiguration problems 161
APES - Implementation of a CAD tool for array processor design: Textual definition versus graphic description 103
Area compaction in Silicon Structures for Neural Net Implementation 101
Fault Tolerant Characteristics of the Linear Array Architecture for WSI Implementation of Neural Nets 101
A Compact and Fast Silicon Implementation for Layered Neural Nets 95
A configurable array architecture for WSI implementation of neural nets 94
High level synthesis through folding of data flow graphs: optimal intra-node scheduling 94
Testing of Very Large Systems - A Hierarchical Approach To Fault Coverage Evaluation 92
A general configurable architecture for WSI implementation for neural nets 88
A digital Architecture for Neural Networks 76
High level architectural synthesis: precedence analysis ad automatic cycle detection 75
Multistage Interleaved Architectures for Implementation of Neural Networks 71
A Proposal for Neural Macrocell Array 67
Fault Tollerant Aspects in Silicon Structures for Neural Nets 62
An Approach for Digital Neural Network Design 59
DFGs for Synthesis of Alternatives Architectures: Node Activation Synthesis 58
A semi-custom approach for digital implementation of neural networks 55
Alternative Approaches for Mapping Neural Networks onto Silicon 54
An Array Architecture for WSI Implementation of Neural Nets 46
Mapping Neural Nets onto Massively parallel Silicon Architectures: A Defect-Tolerance Solution 44
Optimal Balancing of Acyclic and Cyclic Data Flow Graphs in High Level Architectural Synthesis 43
Totale 1.639
Salva come PNG Salva come JPEG
Categoria #
all - tutte 4.307
article - articoli 1.579
book - libri 0
conference - conferenze 2.728
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 8.614
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2018/2019101 0 0 0 0 0 0 0 0 0 0 47 54
2019/2020317 25 37 3 21 33 26 46 19 45 14 42 6
2020/2021196 21 5 23 3 25 6 19 20 11 20 7 36
2021/2022162 10 14 5 5 39 5 8 6 4 13 13 40
2022/2023271 43 34 7 18 31 27 0 25 40 26 19 1
2023/2024128 10 21 6 18 9 30 8 2 2 22 0 0
Totale 1.639