RE.PUBLIC@POLIMI pubblicazioni di ricerca del Politecnico di Milano

DISTANTE, FAUSTO
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 1.104
EU - Europa 472
AS - Asia 101
AF - Africa 8
Continente sconosciuto - Info sul continente non disponibili 1
Totale 1.686
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 1.089
AT - Austria 106
UA - Ucraina 99
IT - Italia 71
DE - Germania 62
FI - Finlandia 38
SE - Svezia 34
SG - Singapore 34
VN - Vietnam 34
CN - Cina 20
ES - Italia 17
CA - Canada 15
GB - Regno Unito 13
IE - Irlanda 11
NL - Olanda 9
IN - India 8
CI - Costa d'Avorio 7
CZ - Repubblica Ceca 6
BE - Belgio 4
FR - Francia 2
TR - Turchia 2
A1 - Anonimo 1
BJ - Benin 1
JO - Giordania 1
JP - Giappone 1
KR - Corea 1
Totale 1.686
Salva come PNG Salva come JPEG
Città #
Ann Arbor 125
Chandler 125
Woodbridge 120
Fairfield 111
Vienna 106
Ashburn 87
Wilmington 79
Houston 55
Jacksonville 54
Seattle 48
Cambridge 25
Dearborn 24
Singapore 22
Boardman 21
Lawrence 21
Helsinki 17
Medford 17
Málaga 17
New York 16
Dong Ket 15
Beijing 14
Ottawa 14
Dublin 11
Amsterdam 8
Abidjan 7
Des Moines 7
Brno 6
San Diego 6
Washington 5
Brussels 4
Falls Church 4
Milan 4
Princeton 4
Norwalk 3
Redwood City 3
Hanover 2
Hefei 2
Izmir 2
Mountain View 2
Parma 2
Vittuone 2
Amman 1
Auburn Hills 1
Berlin 1
Cotonou 1
Denver 1
Falkenstein 1
Gavirate 1
Gunzenhausen 1
Kumar 1
Kunming 1
London 1
Nanjing 1
Newcastle upon Tyne 1
Ningbo 1
Nürnberg 1
Rome 1
San Francisco 1
San Giovanni La Punta 1
Shanghai 1
Tokyo 1
Toronto 1
Varese 1
Verona 1
Totale 1.240
Salva come PNG Salva come JPEG
Nome #
Array partitioning: a methodology for reconfigurability and reconfiguration problems 165
Area compaction in Silicon Structures for Neural Net Implementation 105
APES - Implementation of a CAD tool for array processor design: Textual definition versus graphic description 105
Fault Tolerant Characteristics of the Linear Array Architecture for WSI Implementation of Neural Nets 104
A Compact and Fast Silicon Implementation for Layered Neural Nets 102
High level synthesis through folding of data flow graphs: optimal intra-node scheduling 100
Testing of Very Large Systems - A Hierarchical Approach To Fault Coverage Evaluation 97
A configurable array architecture for WSI implementation of neural nets 96
A general configurable architecture for WSI implementation for neural nets 91
A digital Architecture for Neural Networks 82
High level architectural synthesis: precedence analysis ad automatic cycle detection 78
Multistage Interleaved Architectures for Implementation of Neural Networks 75
A Proposal for Neural Macrocell Array 70
Fault Tollerant Aspects in Silicon Structures for Neural Nets 66
An Approach for Digital Neural Network Design 63
DFGs for Synthesis of Alternatives Architectures: Node Activation Synthesis 61
A semi-custom approach for digital implementation of neural networks 59
Alternative Approaches for Mapping Neural Networks onto Silicon 58
Optimal Balancing of Acyclic and Cyclic Data Flow Graphs in High Level Architectural Synthesis 48
Mapping Neural Nets onto Massively parallel Silicon Architectures: A Defect-Tolerance Solution 48
An Array Architecture for WSI Implementation of Neural Nets 48
Totale 1.721
Salva come PNG Salva come JPEG
Categoria #
all - tutte 5.255
article - articoli 1.927
book - libri 0
conference - conferenze 3.328
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 10.510
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2019/2020231 0 0 0 0 33 26 46 19 45 14 42 6
2020/2021196 21 5 23 3 25 6 19 20 11 20 7 36
2021/2022162 10 14 5 5 39 5 8 6 4 13 13 40
2022/2023271 43 34 7 18 31 27 0 25 40 26 19 1
2023/2024152 10 21 6 18 9 30 8 2 2 22 0 24
2024/202558 3 14 14 1 26 0 0 0 0 0 0 0
Totale 1.721