Current sensing readout is one of the most frequent techniques used in biosensing due to the charge-transfer phenomena occurring at solid-liquid interfaces. The development of novel nanodevices for biosensing determines new challenges for electronic interface design based on current sensing, especially when compact and efficient arrays need to be organized, such as in recent trends of rapid label-free electronic detection of DNA synthesis. This paper will review the basic noise limitations of current sensing interfaces with particular emphasis on integrated CMOS technology. Starting from the basic theory, the paper presents, investigates and compares charge-sensitive amplifier architectures used in both continuous-time and discrete-time approaches, along with their design trade-offs involving noise floor, sensitivity to stray capacitance and bandwidth. The ultimate goal of this review is providing analog designers with helpful design rules and analytical tools. Also, in order to present a comprehensive overview of the state-of-the-art, the most relevant papers recently appeared in the literature about this topic are discussed and compared.

Noise limits of CMOS current interfaces for biosensors: a review

CARMINATI, MARCO;
2014

Abstract

Current sensing readout is one of the most frequent techniques used in biosensing due to the charge-transfer phenomena occurring at solid-liquid interfaces. The development of novel nanodevices for biosensing determines new challenges for electronic interface design based on current sensing, especially when compact and efficient arrays need to be organized, such as in recent trends of rapid label-free electronic detection of DNA synthesis. This paper will review the basic noise limitations of current sensing interfaces with particular emphasis on integrated CMOS technology. Starting from the basic theory, the paper presents, investigates and compares charge-sensitive amplifier architectures used in both continuous-time and discrete-time approaches, along with their design trade-offs involving noise floor, sensitivity to stray capacitance and bandwidth. The ultimate goal of this review is providing analog designers with helpful design rules and analytical tools. Also, in order to present a comprehensive overview of the state-of-the-art, the most relevant papers recently appeared in the literature about this topic are discussed and compared.
File in questo prodotto:
File Dimensione Formato  
Noise Limits of CMOS Current Interfaces for.pdf

Accesso riservato

: Altro materiale allegato
Dimensione 3.12 MB
Formato Adobe PDF
3.12 MB Adobe PDF   Visualizza/Apri
Noise Limits of CMOS Current Interfaces_11311-765353_Carminati.pdf

accesso aperto

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 2.79 MB
Formato Adobe PDF
2.79 MB Adobe PDF Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11311/765353
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 106
  • ???jsp.display-item.citation.isi??? 88
social impact