On-chip networks (NoCs) promise to become an efficient communication infrastructure for multi-core architectures. However, there is still a need for efficient power-performance methodologies, since the interconnect power-envelope is really slim and cannot be neglected. Indeed, new power-aware design explorations in current and future multicore systems are needed. The possibility to use different router microarchitectural options and different routing algorithms to increase performance, combined with standard power-aware mechanisms, i.e. DVFS and Power Gating techniques, provides a huge design space to be explored. In this perspective, this paper presents a comparative analysis of different NoC routing algorithms combined with Dynamic Frequency Scaling (DFS).
Adaptive routing and dynamic frequency scaling for NoC power-performance optimizations
ZONI, DAVIDE;FORNACIARI, WILLIAM
2013-01-01
Abstract
On-chip networks (NoCs) promise to become an efficient communication infrastructure for multi-core architectures. However, there is still a need for efficient power-performance methodologies, since the interconnect power-envelope is really slim and cannot be neglected. Indeed, new power-aware design explorations in current and future multicore systems are needed. The possibility to use different router microarchitectural options and different routing algorithms to increase performance, combined with standard power-aware mechanisms, i.e. DVFS and Power Gating techniques, provides a huge design space to be explored. In this perspective, this paper presents a comparative analysis of different NoC routing algorithms combined with Dynamic Frequency Scaling (DFS).File | Dimensione | Formato | |
---|---|---|---|
PATMOS_06662179.pdf
accesso aperto
Descrizione: versione pubblicata
:
Publisher’s version
Dimensione
770.87 kB
Formato
Adobe PDF
|
770.87 kB | Adobe PDF | Visualizza/Apri |
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.