Efficient method for simulating time delays of distributed interconnections in VLSI circuits