The hArtes -Holistic Approach to Reconfigurable real Time Embedded Systems- design flow addresses the development of an holistic tool-chain for reconfigurable heterogeneous platforms. The entire tool-chain consists of three phases: Algorithm Exploration and Translation, Design Space Exploration and System Synthesis. This paper evaluates the tools in the Design Space Exploration phase and the System Synthesis phase. The tools in the Design Space Exploration phase facilitate task partitioning, task optimization and assignment of the tasks to the appropriate hardware element. The tools in the System Synthesis phase facilitate the hardware/software co-design of embedded applications and perform compilation and HDL generation. The HDL designs are generated with a view of actual hardware/software co-execution on the real hardware platform. The XML Architecture Description File and the C Pragma Notations are used for information exchange between different tools. The XML architecture description file is also used to provide a flexible specification of the target architecture. Experimental results with H.264 video encoding application shows the viability of the hArtes design flow.

hArtes design flow for heterogeneous platforms

FERRANDI, FABRIZIO;
2009-01-01

Abstract

The hArtes -Holistic Approach to Reconfigurable real Time Embedded Systems- design flow addresses the development of an holistic tool-chain for reconfigurable heterogeneous platforms. The entire tool-chain consists of three phases: Algorithm Exploration and Translation, Design Space Exploration and System Synthesis. This paper evaluates the tools in the Design Space Exploration phase and the System Synthesis phase. The tools in the Design Space Exploration phase facilitate task partitioning, task optimization and assignment of the tasks to the appropriate hardware element. The tools in the System Synthesis phase facilitate the hardware/software co-design of embedded applications and perform compilation and HDL generation. The HDL designs are generated with a view of actual hardware/software co-execution on the real hardware platform. The XML Architecture Description File and the C Pragma Notations are used for information exchange between different tools. The XML architecture description file is also used to provide a flexible specification of the target architecture. Experimental results with H.264 video encoding application shows the viability of the hArtes design flow.
2009
Quality of Electronic Design, 2009. ISQED 2009. Quality Electronic Design
XML;embedded systems;hardware description languages;hardware-software codesign;optimisation;program compilers;reconfigurable architectures;task analysis;C pragma notations;H.264 video encoding application;HDL compilation;HDL generation;XML architecture description file;algorithm exploration and translation;design space exploration;hArtes design flow;hardware/software co-design;holistic approach to reconfigurable real time embedded systems design flow;holistic tool-chain;information exchange;reconfigurable heterogeneous platforms;system synthesis;task assignment;task optimization;task partitioning;Algorithm design and analysis;Application software;Computer architecture;Design optimization;Embedded software;Hardware design languages;Partitioning algorithms;Real time systems;Space exploration;XML;Design space exploration;application partitioning;simulation;system synthesis
File in questo prodotto:
File Dimensione Formato  
04810316.pdf

Accesso riservato

: Post-Print (DRAFT o Author’s Accepted Manuscript-AAM)
Dimensione 164.16 kB
Formato Adobe PDF
164.16 kB Adobe PDF   Visualizza/Apri

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11311/553638
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 11
  • ???jsp.display-item.citation.isi??? 6
social impact